15 Design for Testability

[1]  Melvin A. Breuer,et al.  Constraints for using IDDQ testing to detect CMOS bridging faults , 1991, Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's.

[2]  M. Ciletti,et al.  DYTEST: a self-learning algorithm using dynamic testability measures to accelerate test generation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[3]  Viera Stopjaková,et al.  On-chip transient current monitor for testing of low-voltage CMOS IC , 1999, DATE '99.

[4]  Mehmet A. Cirit.  Switch level random pattern testability analysis , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[5]  Eugen I. Muehldorf,et al.  LSI logic testing — An overview , 1981, IEEE Transactions on Computers.

[6]  F. Brglez,et al.  Boundary scan with built-in self-test , 1989, IEEE Design & Test of Computers.

[7]  Krzysztof Kuchcinski,et al.  A controller testability analysis and enhancement technique , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[8]  Thomas W. Williams,et al.  Design for Testability - A Survey , 1982, IEEE Trans. Computers.

[9]  Irith Pomeranz,et al.  On the use of reset to increase the testability of interconnected finite-state machines , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[10]  Frank Tsui,et al.  LSI/VLSI testability design , 1987 .

[11]  Bruce F. Cockburn,et al.  Switch-level testability of the dynamic CMOS PLA , 1990, Integr..

[12]  Niraj K. Jha.  A totally self-checking checker for Borden's code , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Spyros Tragoudas,et al.  Cellular automata for generating deterministic test sequences , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[14]  Wojciech Maly,et al.  Built-in current testing , 1992 .

[15]  Dimitris Gizopoulos,et al.  A totally self-checking 1-out-of-3 code error indicator , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[16]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[17]  Kuen-Jong Lee,et al.  Built-in intermediate voltage testing for CMOS circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[18]  Richard J. Lipton,et al.  Total Stuck-at-Fault Testing by Circuit Transformation , 1983, 20th Design Automation Conference Proceedings.

[19]  H. Richter,et al.  A production-oriented measurement method for fast and exhaustive Iddq tests , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[20]  James E. Smith,et al.  Strongly Fault Secure Logic Networks , 1978, IEEE Transactions on Computers.

[21]  Eiji Fujiwara,et al.  Error-control coding for computer systems , 1989 .

[22]  H. Wunderlich.  Hochintegrierte Schaltungen : prüfgerechter Entwurf und Test , 1991 .

[23]  René David.  A Totally Self-Checking 1-Out-of-3 Checker , 1978, IEEE Transactions on Computers.

[24]  Yervant Zorian,et al.  On the generation of pseudo-deterministic two-patterns test sequence with LFSRs , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[25]  Christian Dufaza,et al.  BIST hardware generator for mixed test scheme , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[26]  Kozo Kinoshita,et al.  A Design of Programmable Logic Arrays with Universal Tests , 1981, IEEE Transactions on Computers.

[27]  Joan Figueras,et al.  Exploring the combination of IDDQ and iDDt testing: energy testing , 1999, DATE.

[28]  Barry W. Johnson.  Design & analysis of fault tolerant digital systems , 1988 .

[29]  S. M. Reddy.  Note on Self-Checking Checkers , 1974, IEEE Transactions on Computers.

[30]  Dhiraj K. Pradhan,et al.  Undetectability of Bridging Faults and Validity of Stuck-At Fault Test Sets , 1980, IEEE Transactions on Computers.

[31]  Irith Pomeranz,et al.  Full scan fault coverage with partial scan , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[32]  Yashwant K. Malaiya,et al.  Bridging faults and IDDQ testing , 1992 .

[33]  Bruno Rouzeyre,et al.  High-level synthesis for easy testability , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[34]  R. Rajsuman,et al.  Iddq testing for CMOS VLSI , 1994, Proceedings of the IEEE.

[35]  Arthur D. Friedman,et al.  Efficient Design of Self-Checking Checker for any m-Out-of-n Code , 1978, IEEE Transactions on Computers.

[36]  Jacob Savir,et al.  Good Controllability and Observability Do Not Guarantee Good Testability , 1983, IEEE Transactions on Computers.

[37]  Norbert Wehn,et al.  A defect-tolerant and fully testable PLA , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[38]  Juan A. Carrasco,et al.  Synthesis of I/sub DDQ/-testable circuits: integrating built-in current sensors , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[39]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[40]  W. David Ballew,et al.  Board-level boundary scan: regaining observability with an additional IC , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[41]  Anura P. Jayasumana,et al.  CMOS Stuck-Open Fault Detection Using Single Test Patterns , 1989, 26th ACM/IEEE Design Automation Conference.

[42]  Franco Fummi,et al.  Sequential logic minimization based on functional testability , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[43]  Hans-Joachim Wunderlich.  Probabilistische Verfahren für den Test hochintegrierter Schaltungen , 1987, Informatik-Fachberichte.

[44]  Donatella Sciuto,et al.  A novel methodology for designing TSC networks based on the parity bit code , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[45]  Karl Fuchs,et al.  A BIST approach to delay fault testing with reduced test length , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[46]  J. Mucha,et al.  Testprobleme bei höchstintegrierten Schaltungen , 1984, GI Jahrestagung.