NiSi salicide technology for scaled CMOS

Salicide is one of the indispensable techniques for high-performance logic devices and its importance increases as the device dimensions become small towards sub-100 nm and hence, the source/drain sheet resistance becomes large. TiSi2 used popularly as the silicide material has been eventually replaced by CoSi2, because of its relatively stable nature during the salicide process. For sub-100-nm technology node, CoSi2 is expected to be further replaced by NiSi. NiSi has several advantages over TiSi2 and CoSi2 for the ultra-small CMOS process. They are (1) low temperature silicidation process, (2) low silicon consumption, (3) no bridging failure property, (4) smaller mechanical stress, (5) no adverse narrow line effect on sheet resistance, (6) smaller contact resistance for both n- and p-Si, and (7) higher activation rate of B for SiGe poly gate electrode. In this paper, NiSi salicide technology is explained.

[1]  Hiroshi Iwai,et al.  Self-aligned nickel-mono-silicide technology for high-speed deep submicrometer logic CMOS ULSI , 1995 .

[2]  Y. Katsumata,et al.  A self-aligned emitter base NiSi electrode technology for advanced high-speed bipolar LSIs , 1992, Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting.

[3]  Hiroshi Iwai,et al.  Sub-20 ps high-speed ECL bipolar transistor with low parasitic architecture , 1995 .

[4]  Qi Xiang,et al.  Deep sub-100 nm CMOS with ultra low gate sheet resistance by NiSi , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[5]  T. Ohguro,et al.  Comparison of Ti and Ni salicides as regards the electrical conductance of silicided films , 1993, ESSDERC '93: 23rd European solid State Device Research Conference.

[6]  Hiroshi Iwai,et al.  Analysis of resistance behavior in Ti- and Ni-salicided polysilicon films , 1994 .

[7]  H. Iwai,et al.  A new contact plug technique for deep-submicrometer ULSI is employing selective nickel silcidation of polysilicon with a titanium nitride stopper , 1993 .

[8]  Hiroshi Iwai,et al.  Nitrogen-doped nickel monosilicide technique for deep submicron CMOS salicide , 1995, Proceedings of International Electron Devices Meeting.

[9]  G. Dewey,et al.  30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[10]  J. Matsunaga,et al.  Homogeneous Heteroepitaxial NiSi2 Formation on (100)Si , 1990 .

[11]  K. Fujihara,et al.  CMOS device scaling beyond 100 nm , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[12]  Y. Katsumata,et al.  A NiSi salicide technology for advanced logic devices , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[13]  L. J. Chen,et al.  Effects of crystallinity and thickness of silicide layer and substrate orientation on the oxidation of NiSi2 on silicon , 1995 .