A Novel Low-Power and High-PSNR Architecture Based on ARC for DCT/IDCT

Discrete cosine transform (DCT) and its inverse (IDCT) play a key role in image and video systems. In this paper, we propose an efficient DCT/IDCT architecture based on adaptive recoding coordinate rotation digital computer (ARC), which has been validated on an FPGA platform. Compared to the state-of-the-art DCT, the proposed architecture dissipates 8.2% less power and improves PSNR by 3.21 dB while maintaining nearly the same area and speed. The proposed architecture uses 37.6% less hardware resources, saves 31.6% in power dissipation, provides a 2.15 times speed-up and improves PSNR slightly when compared with the newest DCT/IDCT architecture.

[1]  Hai Huang,et al.  A novel CORDIC based unified architecture for DCT and IDCT , 2012, 2012 International Conference on Optoelectronics and Microelectronics.

[2]  P. Yip,et al.  Discrete Cosine Transform: Algorithms, Advantages, Applications , 1990 .

[3]  Tsin-Yuan Chang,et al.  A Probabilistic Estimation Bias Circuit for Fixed-Width Booth Multiplier and Its DCT Applications , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Muhammad Usman Shahid,et al.  Point DCT VLSI Architecture for Emerging HEVC Standard , 2012, VLSI Design.

[5]  Paul Chow,et al.  An efficient FPGA implementation of QR decomposition using a novel systolic array architecture based on enhanced vectoring CORDIC , 2014, 2014 International Conference on Field-Programmable Technology (FPT).

[6]  Gregory K. Wallace,et al.  The JPEG still picture compression standard , 1992 .

[7]  Frank Kienle,et al.  Flexible Radio Design: Trends and Challenges in Digital Baseband Implementation , 2012, VLSI Design.

[8]  Liyi Xiao,et al.  CORDIC based fast algorithm for power-of-two point DCT and its efficient VLSI implementation , 2014, Microelectron. J..

[9]  Min-Woo Lee,et al.  Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  K. Sridharan,et al.  50 Years of CORDIC: Algorithms, Architectures, and Applications , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Jianfeng Zhang,et al.  Adaptive recoding CORDIC , 2012, IEICE Electron. Express.

[12]  Didier Le Gall,et al.  MPEG: a video compression standard for multimedia applications , 1991, CACM.

[13]  Liyi Xiao,et al.  CORDIC-Based Unified Architectures for Computation of DCT/IDCT/DST/IDST , 2014, Circuits Syst. Signal Process..

[14]  D. Legall,et al.  MPEG : A video compression standard for multimedia applications , 1991 .

[15]  Earl E. Swartzlander,et al.  DCT Implementation with Distributed Arithmetic , 2001, IEEE Trans. Computers.

[16]  Liyi Xiao,et al.  CORDIC Based Fast Radix-2 DCT Algorithm , 2013, IEEE Signal Processing Letters.