Implementation of a high speed time resolved error detector utilising a high speed FPGA

We demonstrate a time-resolved bit error rate detector utilising a field programmable gate array. The proposed detector offers 93 ps resolution operating at 10.7 Gb/s and allows for all the data received to contribute to the measurement allowing low bit error rates to be measured at high speed. Via synchronisation of both the detector and a high speed scope, the bit error rate and the corresponding individual eyes are identified. The operation of the detector is demonstrated by characterising a fast switching tuneable laser.

[1]  Andrew D. Ellis,et al.  Investigation of duobinary modulation implementations for use in wavelength switched networks , 2010, 2010 12th International Conference on Transparent Optical Networks.

[2]  A. Ellis,et al.  Time-Resolved $Q$-factor Measurement and Its Application in Performance Analysis of 42.6 Gbit/s Packets Generated by SGDBR Lasers , 2010, Journal of Lightwave Technology.

[3]  L. P. Barry,et al.  10.7Gbd DQPSK packet transmission using a widely tunable slotted Fabry-Pérot laser , 2010, 36th European Conference and Exhibition on Optical Communication.