Impact of local back biasing on performance in hybrid FDSOI/bulk high-k/metal gate low power (LP) technology

In this paper, we study how to boost the performance of FDSOI devices with High-K and Single Metal gate by using the combination of UTBOX GP and local back biasing integrated with our hybrid process. The interest of local back biasing is highlighted in term of VT modulation and power management study on the 45 nm 0.374 μm2 bitcells and on the ESD functionality as compared to bulk technology.

[1]  Stephane Monfray,et al.  Improved ESD protection in advanced FDSOI by using hybrid SOI/bulk Co-integration , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[2]  O. Faynot,et al.  Efficient multi-VT FDSOI technology with UTBOX for low power circuit design , 2010, 2010 Symposium on VLSI Technology.

[3]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[4]  O. Rozeau,et al.  Multi-$V_{T}$ UTBB FDSOI Device Architectures for Low-Power CMOS Circuit , 2011, IEEE Transactions on Electron Devices.

[5]  M. Vinet,et al.  Impact of back bias on ultra-thin body and BOX (UTBB) devices , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[6]  O. Faynot,et al.  Impact of a 10nm Ultra-Thin BOX (UTBOX) and Ground Plane on FDSOI devices for 32nm node and below , 2010, 2009 Proceedings of ESSCIRC.

[7]  T. Skotnicki,et al.  Impact of a 10nm Ultra-Thin BOX (UTBOX) and Ground Plane on FDSOI devices for 32nm node and below , 2009, 2009 Proceedings of the European Solid State Device Research Conference.

[8]  X. Garros,et al.  FDSOI devices with thin BOX and ground plane integration for 32nm node and below , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.

[9]  O. Faynot,et al.  Fully-depleted SOI technology using high-k and single-metal gate for 32 nm node LSTP applications featuring 0.179 μm2 6T-SRAM bitcell , 2007, 2007 IEEE International Electron Devices Meeting.

[10]  E. Deloffre,et al.  FDSOI devices with thin BOX and ground plane integration for 32nm node and below , 2008 .

[11]  O. Rozeau,et al.  High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding , 2008, 2008 IEEE International Electron Devices Meeting.