Strategic Challenges for Application Development Productivity in Reconfigurable Computing

Performance and versatility requirements arising from escalating fabrication costs and design complexities are making reconfigurable computing technologies increasingly advantageous on the roadmap towards many-core technologies. This reformation in device architectures is necessitating a critical reformation in application design methods to bridge the widening semantic gap between design productivity and execution efficiency. This paper explores the strategic challenges in FPGA design methodologies and evaluates potential solutions and their impact on future DoD applications and users. A new research initiative, strategic infrastructure for reconfigurable computing applications (SIRCA), has also been proposed as a potential new DARPA program to address the FPGA productivity problem.

[1]  Adam D. Myers,et al.  Dynamic load-balancing on multi-FPGA systems: a case study , 2007 .

[2]  Jeremy Kepner.  HPC Productivity: An Overarching View , 2004, Int. J. High Perform. Comput. Appl..

[3]  Nachiket Kapre,et al.  Design patterns for reconfigurable computing , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[4]  Matthias Gries,et al.  Methods for evaluating and covering the design space during early design development , 2004, Integr..

[5]  G. Grewal,et al.  Using Hardware Acceleration to Reduce FPGA Placement Times , 2007, 2007 Canadian Conference on Electrical and Computer Engineering.

[6]  Alan D. George,et al.  RAT: a methodology for predicting performance in application design migration to FPGAs , 2007, HPRCTA.

[7]  Vittorio Zaccaria,et al.  A Sensitivity-Based Design Space Exploration Methodology for Embedded Systems , 2002, Des. Autom. Embed. Syst..

[8]  Tarek A. El-Ghazawi,et al.  Productivity of High-Level Languages on Reconfigurable Computers: An HPC Perspective , 2007, 2007 International Conference on Field-Programmable Technology.

[9]  Gregory D. Peterson,et al.  Analytical modeling of high performance reconfigurable computers: prediction and analysis of system performance , 2003 .

[10]  Dinesh Bhatia,et al.  Interconnect estimation for FPGAs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Alan D. George,et al.  Simulation Framework for Performance Prediction in the Engineering of RC Systems and Applications , 2007 .

[12]  A. Antola,et al.  A Novel Hardware/Software Codesign Methodology Based on Dynamic Reconfiguration with Impulse C and Codeveloper , 2007, 2007 3rd Southern Conference on Programmable Logic.

[13]  Scott Hauck,et al.  Runtime and quality tradeoffs in FPGA placement and routing , 2001, FPGA '01.

[14]  Richard J. Carter,et al.  A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine , 2001, Genetic Programming and Evolvable Machines.

[15]  Roberto Passerone,et al.  A Platform-Based Taxonomy for ESL Design , 2006, IEEE Design & Test of Computers.

[16]  Alan D. George,et al.  Reliable Management Services for COTS-based Space Systems and Applications , 2006, ESA.

[17]  Akihiko Konagaya,et al.  Multiple Sequence Alignment Based on Dynamic Programming Using FPGA , 2007, IEICE Trans. Inf. Syst..

[18]  Saumil G. Merchant,et al.  Intrinsically Evolvable Artificial Neural Networks , 2007 .

[19]  Proshanta Saha.  Automatic Software Hardware Co-Design for Reconfigurable Computing Systems , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[20]  M. Suzuoki,et al.  Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor , 2006, IEEE Journal of Solid-State Circuits.

[21]  Jeremy Kepner.  High Performance Computing Productivity Model Synthesis , 2004, Int. J. High Perform. Comput. Appl..

[22]  Frank Vahid,et al.  Warp Processors , 2006, ACM Trans. Design Autom. Electr. Syst..

[23]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[24]  Alberto L. Sangiovanni-Vincentelli,et al.  Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design , 2007, Proceedings of the IEEE.

[25]  Alan D. George,et al.  Performance analysis challenges and framework for high-performance reconfigurable computing , 2008, Parallel Comput..

[26]  J.G. Tong,et al.  A Comparison of Profiling Tools for FPGA-Based Embedded Systems , 2007, 2007 Canadian Conference on Electrical and Computer Engineering.

[27]  Haigang Yang,et al.  Use of VPR in Design of FPGA Architecture , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[28]  Frank Vahid,et al.  Thread warping: A framework for dynamic synthesis of thread accelerators , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[29]  Georgi Kuzmanov,et al.  OpenFPGA CoreLib core library interoperability effort , 2008, Parallel Comput..

[30]  Alan D. George,et al.  Compile- and Run-Time Services for Distributed Hetergeneous Reconfigurable Computing , 2006, ERSA.