Modular Design of High-Efficiency Hardware Median Filter Architecture

This paper presents the hardware design and implementation of 1-D median filter that uses modular architecture, which produces median results hierarchically. Different types of submodules could be applied to form a customized architecture in order to meet different constraints and requirements. Complete analysis and hardware-oriented optimization were performed to achieve the optimal configurations when the input size and data length were changed. As the data length increases, the required resources and latency increase linearly, while the maximal operation frequency is nearly independent to data length. When our filter is synthesized using 90-nm process technology, its operating frequency could achieve more than 2000 MHz and resource consumption is reduced by 23.29% when compared with the state-of-the-art design. The experimental results show that the proposed cascaded architecture is superior to existing designs in terms of maximal operating speed and resource costs.

[1]  Pradeep Dubey,et al.  Efficient implementation of sorting on multi-core SIMD CPU architecture , 2008, Proc. VLDB Endow..

[2]  Chun-Hsien Yeh,et al.  Design of an Area-Efficient One-Dimensional Median Filter , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Insu Jeon,et al.  Combination of hybrid median filter and total variation minimisation for medical X-ray image restoration , 2016, IET Image Process..

[4]  Dana S. Richards,et al.  VLSI median filters , 1990, IEEE Trans. Acoust. Speech Signal Process..

[5]  Gonzalo R. Arce,et al.  Nonlinear Signal Processing - A Statistical Approach , 2004 .

[6]  Robert Simon Sherratt,et al.  Median Filter Architecture by Accumulative Parallel Counters , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Dragana Prokin,et al.  Low Hardware Complexity Pipelined Rank Filter , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Ronald L. Rivest,et al.  Introduction to Algorithms, 3rd Edition , 2009 .

[9]  Vasily G. Moshnyaga,et al.  An efficient implementation of 1-D median filter , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[10]  Ki-Won Kwon,et al.  Reusable intellectual property cores in PC data protection ASIC design , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[11]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[12]  Pedro Reviriego,et al.  A fault-tolerant implementation of the median filter , 2016, 2016 16th European Conference on Radiation and Its Effects on Components and Systems (RADECS).

[13]  F. Ren,et al.  Scalable and parameterised VLSI architecture for efficient sparse approximation in FPGAs and SoCs , 2013 .

[14]  Enrico Macii,et al.  Parameterized RTL power models for soft macros , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Gang Wang,et al.  Fusion of Median and Bilateral Filtering for Range Image Upsampling , 2013, IEEE Transactions on Image Processing.

[16]  Abdolreza Dehghani Tafti,et al.  Neural Network with Median Filter for Image Noise Reduction , 2012 .

[17]  Reza Sameni,et al.  High-Speed Hardware Implementation of Fixed and Runtime Variable Window Length 1-D Median Filters , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[18]  Ben Weiss,et al.  Fast median and bilateral filtering , 2006, ACM Trans. Graph..

[19]  Narendra Ahuja,et al.  Constant Time Median and Bilateral Filtering , 2014, International Journal of Computer Vision.