Optimal Scaling Methodologies and Transistor Performance

[1]  T. Skotnicki,et al.  Search for the optimal channel architecture for 0.18/0.12 /spl mu/m bulk CMOS experimental study , 1996, International Electron Devices Meeting. Technical Digest.

[2]  K. Sadra,et al.  Quantization effects in inversion layers of PMOSFETs on Si (100) substrates , 1996, IEEE Electron Device Letters.

[3]  T. Skotnicki,et al.  The voltage-doping transformation: a new approach to the modeling of MOSFET short-channel effects , 1988, IEEE Electron Device Letters.

[4]  T. Skotnicki,et al.  50 nm-Gate All Around (GAA)-Silicon On Nothing (SON)-devices: a simple way to co-integration of GAA transistors within bulk MOSFET process , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[5]  M. Jurczak,et al.  Silicon-on-Nothing (SON)-an innovative process for advanced CMOS , 2000 .

[6]  K. Rim,et al.  Transconductance enhancement in deep submicron strained Si n-MOSFETs , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[7]  A. Grill,et al.  Strained Si NMOSFETs for high performance CMOS technology , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[8]  R.H. Dennard,et al.  Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.

[9]  P. Vogl,et al.  Mobility enhancement of two-dimensional holes in strained Si/SiGe MOSFETs , 1998, 28th European Solid-State Device Research Conference.

[10]  Tiao-Yuan Huang,et al.  high-performance and high-reliability 80-nm gate-length DTMOS with indium super steep retrograde channel , 2000 .

[11]  M. Haond,et al.  SON (Silicon-On-Nothing) P-MOSFETs with totally silicided (CoSi/sub 2/) polysilicon on 5 nm-thick Si-films: the simplest way to integration of metal gates on thin FD channels , 2002, Digest. International Electron Devices Meeting,.

[12]  D. Hisamoto,et al.  A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET , 1989, International Technical Digest on Electron Devices Meeting.

[13]  F. Balestra,et al.  Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.

[14]  Chenming Hu,et al.  The impact of device scaling and power supply change on CMOS gate performance , 1996, IEEE Electron Device Letters.

[15]  J. Aitken,et al.  High performance 0.25 mu m p-MOSFETs with silicon-germanium channels for 300 K and 77 K operation , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[16]  T. Skotnicki,et al.  A new punchthrough current model based on the voltage-doping transformation , 1988 .

[17]  H. Wallace,et al.  New Frontiers , 1934 .

[18]  D. Delille,et al.  Highly performant double gate MOSFET realized with SON process , 2003, IEEE International Electron Devices Meeting 2003.

[19]  Fumio Horiguchi,et al.  High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs , 1988, Technical Digest., International Electron Devices Meeting.

[20]  Thomas Skotnicki.  Analysis of the silicon technology roadmap How far can CMOS go , 2000 .

[21]  P. Bai,et al.  A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 /spl mu/m/sup 2/ SRAM cell , 2002, Digest. International Electron Devices Meeting,.

[22]  T. Skotnicki.  Polysilicon gate with depletion-or-metallic gate with buried channel: what evil worse ? , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[23]  T. Skotnicki,et al.  16 nm planar NMOSFET manufacturable within state-of-the-art CMOS process thanks to specific design and optimisation , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[24]  T. Skotnicki.  Heading for decananometer CMOS - Is navigation among icebergs still a viable strategy? , 2000, 30th European Solid-State Device Research Conference.

[25]  T. Skotnicki,et al.  Multiple SiGe well: a new channel architecture for improving both NMOS and PMOS performances , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[26]  W. Lai,et al.  The Vertical Replacement-Gate (VRG) MOSFET: a 50-nm vertical MOSFET with lithography-independent gate length , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[27]  H.-S.P. Wong,et al.  Carrier mobility enhancement in strained Si-on-insulator fabricated by wafer bonding , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[28]  W. Haensch,et al.  High mobility p-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric , 2002, Digest. International Electron Devices Meeting,.

[29]  Shinichi Takagi,et al.  On the universality of inversion-layer mobility in n- and p-channel MOSFETs , 1988, Technical Digest., International Electron Devices Meeting.

[30]  S.Y. Han,et al.  Static noise margin of the full DG-CMOS SRAM cell using bulk FinFETs (Omega MOSFETs) , 2003, IEEE International Electron Devices Meeting 2003.

[31]  T. Skotnicki,et al.  Study on Enhanced Performance in NMOSFETs on Strained Silicon , 1999, 29th European Solid-State Device Research Conference.

[32]  T. Skotnicki,et al.  Analytical study of punchthrough in buried channel P-MOSFETs , 1989 .

[33]  Jeremy R. Watling,et al.  Modelling end-of-the-roadmap transistors , 2003 .

[34]  T. Numata,et al.  Experimental study on carrier transport mechanism in ultrathin-body SOI nand p-MOSFETs with SOI thickness less than 5 nm , 2002, Digest. International Electron Devices Meeting,.

[35]  D. Harame,et al.  SiGe-channel heterojunction p-MOSFET's , 1994 .

[36]  L. Selmi,et al.  Study of low field electron transport in ultra-thin single and double-gate SOI MOSFETs , 2002, Digest. International Electron Devices Meeting,.

[37]  T. Skotnicki,et al.  A new analog/digital CAD model for sub-halfmicron MOSFETs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[38]  Hongfa Luan,et al.  Dual-metal gate technology for deep-submicron CMOS transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).