A 10-bit 400 MS/s asynchronous SAR ADC using dual-DAC architecture for speed enhancement

This paper presents a high-speed and power-efficient successive-approximation-register (SAR) analog-to-digital converter (ADC). A dual-DAC architecture is proposed to enhance the conversion rate by decreasing the worst-case logic delay and thus the time needed for each conversion cycle. A 1-bit redundancy is introduced to absorb the decision errors caused by the mismatch between the two DACs and to relax the DAC settling requirement. In addition, an addition-only digital error correction technique is utilized to convert the non-binary codes into binary ones. A 10-bit SAR ADC is designed in a 28-nm FDSOI CMOS technology. The ADC achieves a signal-to-noise-plus-distortion ratio (SNDR) of 59.69 dB at the Nyquist input frequency, while consuming 1.53 mW from a 1.0 V power supply at 400 MS/s. The resulting figure-of-merit (FOM) is 4.86 fJ/conv.-step.

[1]  Rui Paulo Martins,et al.  An 11b 450 MS/s Three-Way Time-Interleaved Subranging Pipelined-SAR ADC in 65 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[2]  Chun-Cheng Liu,et al.  A 10-bit 320-MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20-nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[3]  Po-Chiun Huang,et al.  A 0.003 mm$^{2}$ 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching , 2015, IEEE Journal of Solid-State Circuits.

[4]  Nan Sun,et al.  A 1.4mW 8b 350MS/s loop-unrolled SAR ADC with background offset calibration in 40nm CMOS , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[5]  Patrick Chiang,et al.  Single-channel, 1.25-GS/s, 6-bit, loop-unrolled asynchronous SAR-ADC in 40nm-CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[6]  Ho-Jin Park,et al.  An 8.6 ENOB 900MS/s time-interleaved 2b/cycle SAR ADC with a 1b/cycle reconfiguration for resolution enhancement , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.