A Scalable Dependability Scheme for Routing Fabric of SRAM-Based Reconfigurable Devices

With the continual scaling of feature size, system failure due to soft errors is getting more frequent in CMOS technology. Soft errors have particularly severe effects in static random-access memory (SRAM)-based reconfigurable devices (SRDs) since an error in SRD configuration bits can permanently change the functionality of the system. Since interconnect resources are the dominant contributor to the overall configuration memory upsets in SRD-based designs, the system failure rate can be significantly reduced by mitigating soft errors in routing fabric. This paper first presents a comprehensive analysis of SRD switch box susceptibility to short and open faults. Based on this analysis, we present a dependable routing fabric by efficiently employing asymmetric SRAM cells in configuration memory of SRDs. The proposed scheme is highly scalable and capable of achieving any desired level of dependability. In the proposed scheme, we also present a fault masking mechanism to mitigate the effect of soft errors in the routing circuitry. A routing algorithm is also proposed to take the advantage of the proposed routing fabric. Experimental results over the Microelectronics Center of North Carolina benchmarks show that the proposed scheme can mitigate both single and multiple event upsets in the routing fabric and can reduce system failure rate orders of magnitude as compared with the conventional protection techniques.

[1]  Lei He,et al.  In-place decomposition for robustness in FPGA , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[2]  Yu Hu,et al.  Robust FPGA resynthesis based on fault-tolerant Boolean matching , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[3]  Kenneth B. Kent,et al.  The VTR project: architecture and CAD for FPGAs from verilog to routing , 2012, FPGA '12.

[4]  Yu Hu,et al.  Fault-tolerant resynthesis with dual-output LUTs , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[5]  D. Bortolato,et al.  Simulation-based analysis of SEU effects in SRAM-based FPGAs , 2004 .

[6]  Xuegong Zhou,et al.  Zero-Hardened SRAM Cells to Improve Soft Error Tolerance in FPGA , 2008, 2008 Second International Symposium on Intelligent Information Technology Application.

[7]  Kaushik Roy,et al.  Soft-Error-Resilient FPGAs Using Built-In 2-D Hamming Product Code , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Chen Dong,et al.  SETmap: A soft error tolerant mapping algorithm for FPGA designs with low power , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[9]  Mehdi Baradaran Tahoori,et al.  Analytical Techniques for Soft Error Rate Modeling and Mitigation of FPGA-Based Designs , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Cecilia Metra,et al.  Fault-tolerant voting mechanism and recovery scheme for TMR FPGA-based systems , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[11]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[12]  Morteza Saheb Zamani,et al.  A Switch Box Architecture to Mitigate Bridging and Short Faults in SRAM-Based FPGAs , 2010, 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems.

[13]  J. Becker,et al.  Fine grain fault tolerance — A key to high reliability for FPGAs in space , 2012, 2012 IEEE Aerospace Conference.

[14]  Yu Hu,et al.  IPR: In-Place Reconfiguration for FPGA fault tolerance , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[15]  Mahmut T. Kandemir,et al.  Improving soft-error tolerance of FPGA configuration bits , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[16]  M.B. Tahoori,et al.  Soft Error Susceptibility Analysis of SRAM-Based FPGAs in High-Performance Information Systems , 2007, IEEE Transactions on Nuclear Science.

[17]  Mehdi Baradaran Tahoori,et al.  Soft error rate estimation and mitigation for SRAM-based FPGAs , 2005, FPGA '05.

[18]  Hamid R. Zarandi,et al.  Mitigating and tolerating SEU effects in switch modules of SRAM-based FPGAs , 2009, 2009 5th Southern Conference on Programmable Logic (SPL).

[19]  Yu Hu,et al.  Rewiring for robustness , 2010, Design Automation Conference.

[20]  Morteza Saheb Zamani,et al.  A decoder-based switch box to mitigate soft errors in SRAM-based FPGAs , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[21]  M. Fazeli,et al.  HAFTA: Highly Available Fault-Tolerant Architecture to Protect SRAM-Based Reconfigurable Devices Against Multiple Bit Upsets , 2013, IEEE Transactions on Device and Materials Reliability.

[22]  Elaheh Bozorgzadeh,et al.  Single-Event-Upset (SEU) Awareness in FPGA Routing , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[23]  Massimo Violante,et al.  A new reliability-oriented place and route algorithm for SRAM-based FPGAs , 2006, IEEE Transactions on Computers.

[24]  Carl Carmichael,et al.  Triple Module Redundancy Design Techniques for Virtex FPGAs, Application Note 197 , 2001 .

[25]  M. Wirthlin,et al.  Fine-Grain SEU Mitigation for FPGAs Using Partial TMR , 2008, IEEE Transactions on Nuclear Science.

[26]  Massimo Violante,et al.  A design flow for protecting FPGA-based systems against single event upsets , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[27]  Zhigang Mao,et al.  Mitigating FPGA interconnect soft errors by in-place LUT inversion , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[28]  Lei He,et al.  SEU fault evaluation and characteristics for SRAM-based FPGA architectures and synthesis algorithms , 2013, TODE.

[29]  M. Wirthlin,et al.  Improving FPGA Design Robustness with Partial TMR , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[30]  Massimo Violante,et al.  Simulation-based analysis of SEU effects in SRAM-based FPGAs , 2004, IEEE Transactions on Nuclear Science.

[31]  Christos A. Papachristou,et al.  A New Asymmetric SRAM Cell to Reduce Soft Errors and Leakage Power in FPGA , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[32]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.