论文信息 - Full-Rate Bang-Bang Phase/Frequency Detectors for Unilateral Continuous-Rate CDRs

Full-Rate Bang-Bang Phase/Frequency Detectors for Unilateral Continuous-Rate CDRs

Full-rate bang-bang phase detectors (BBPDs) and bang-bang frequency detectors (FDs) are presented for continuous-rate clock and data recovery (CDR) circuits. The proposed BBPDs have only six latches, so they save the power and area. Their symmetric architecture minimizes the clock skew caused by the nonsymmetric layout. The proposed unilateral FDs have a wide detectable frequency range. The theoretical analysis for the proposed FDs is given. Two continuous-rate CDR circuits using the proposed BBPDs and FDs have been fabricated in a 0.18-mum CMOS process. They recover the NRZ data of a 231-1 PRBS from 622 Mbps to 3.125 Gbps. All of the measured bit error rates are less than 10-12.

Shen-Iuan Liu | Shao-Hung Lin

[1] L. DeVito,et al. A 12.5-mb/s to 2.7-Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback , 2005, IEEE Journal of Solid-State Circuits.

[2] Shen-Iuan Liu,et al. A 155.52 mbps-3.125 gbps continuous-rate clock and data recovery circuit , 2006, IEEE Journal of Solid-State Circuits.

[3] Shen-Iuan Liu,et al. A 200-Mbps 2-Gbps Continuous-Rate Clock-and-Data-Recovery Circuit , 2006 .

[4] Behzad Razavi. Design of intergrated circuits for optical communications , 2002 .

[5] B. Stilling. Bit rate and protocol independent clock and data recovery , 2000 .

[6] Paulo Moreira,et al. Simple frequency detector circuit for biphase and NRZ clock recovery , 1998 .

[7] J.D.H. Alexander. Clock recovery from random binary signals , 1975 .

[8] Shen-Iuan Liu,et al. A 200-Mbps/spl sim/2-Gbps continuous-rate clock-and-data-recovery circuit , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9] Shen-Iuan Liu,et al. A Half-Rate Bang-Bang Phase/Frequency Detector for Continuous-Rate CDR Circuits , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[10] D. Potson,et al. A 143-360 Mb/s auto-rate selecting data-retimer chip for serial-digital video signals , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.