Variation-resilient current-mode logic circuit design using MTJ devices

A current-mode logic-circuit style using MTJ devices as threshold voltage (Vth) variation compensating elements is proposed for realizing a process-variation-aware VLSI processor with maintaining a higher performance capability. The faulty logic-operation behavior due to Vth variation of each MOS transistor can be neglected by adjusting resistance values of MTJ devices that are connected to the source electrode of MOS transistors in series. By using HSPICE simulation under a 90nm CMOS technology, it is demonstrated that basic current-mode logic gates using the proposed method are robust against the Vth variation.

[1]  T. Fukai,et al.  Understanding Random Threshold Voltage Fluctuation by Comparing Multiple Fabs and Technologies , 2007, 2007 IEEE International Electron Devices Meeting.

[2]  Tetsuo Endoh,et al.  0.18- μm CMOS 10-Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation , 2001, IEEE J. Solid State Circuits.

[3]  Daisuke Suzuki,et al.  Fabrication of a nonvolatile lookup-table circuit chip using magneto/semiconductor-hybrid structure for an immediate-power-up field programmable gate array , 2009, 2009 Symposium on VLSI Circuits.

[4]  Akio Nishida,et al.  Verification of Threshold Voltage Variation of Scaled Transistors with Ultralarge-Scale Device Matrix Array Test Element Group , 2009 .

[5]  S. Ikeda,et al.  2 Mb SPRAM (SPin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read , 2008, IEEE Journal of Solid-State Circuits.

[6]  Gaetano Palumbo,et al.  Feature - Power-aware design techniques for nanometer MOS current-mode logic gates: a design framework , 2006, IEEE Circuits and Systems Magazine.

[7]  H. Ohno,et al.  A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction. , 2010, Nature materials.

[8]  H. Ohno,et al.  Magnetic Tunnel Junctions for Spintronic Memories and Beyond , 2007, IEEE Transactions on Electron Devices.

[9]  Shoji Ikeda,et al.  Standby-Power-Free Compact Ternary Content-Addressable Memory Cell Chip Using Magnetic Tunnel Junction Devices , 2009 .

[10]  Masayuki Mizuno,et al.  A GHz MOS adaptive pipeline technique using MOS current-mode logic , 1996, IEEE J. Solid State Circuits.