On IEEE P1500's Standard for Embedded Core Test
暂无分享,去创建一个
Yervant Zorian | Rohit Kapur | Erik Jan Marinissen | Mike Ricchetti | Maurice Lousberg | Teresa L. McLaurin | Y. Zorian | R. Kapur | E. Marinissen | T. McLaurin | M. Lousberg | M. Ricchetti
[1] Prab Varma,et al. A structured test re-use methodology for core-based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[2] Pierre Bricaud,et al. Reuse methodology manual for system-on-chip designs , 1998 .
[3] Yervant Zorian,et al. Introducing Core-Based System Design , 1997, IEEE Des. Test Comput..
[4] Gregory A. Maston,et al. Standard test interface language (STIL) a new language for patterns and waveforms , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[5] N Q Brill,et al. The hard core. , 1984, Psychiatric journal of the University of Ottawa : Revue de psychiatrie de l'Universite d'Ottawa.
[6] Rohit Kapur,et al. P1500-CTL: Towards a Standard Core Test Language , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[7] Zebo Peng,et al. Test scheduling and scan-chain division under power constraint , 2001, Proceedings 10th Asian Test Symposium.
[8] Yervant Zorian,et al. Challenges in testing core-based system ICs , 1999, IEEE Commun. Mag..
[9] Yervant Zorian,et al. Test requirements for embedded core-based systems and IEEE P1500 , 1997, Proceedings International Test Conference 1997.
[10] Erik Jan Marinissen,et al. The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs , 2002, J. Electron. Test..
[11] Krishnendu Chakrabarty. Test scheduling for core-based systems , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[12] Erik Jan Marinissen,et al. Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..
[13] Jos van Beers,et al. Test features of a core-based co-processor array for video applications , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[14] Yervant Zorian,et al. Towards a standard for embedded core test: an example , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[15] Rohit Kapur,et al. CTL the language for describing core-based test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[16] Krishnendu Chakrabarty,et al. Test scheduling for core-based systems using mixed-integer linearprogramming , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Yervant Zorian,et al. Preliminary Outline of the IEEE PI 500 Scalable Architecture for Testing Embedded Cores , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[18] Yervant Zorian,et al. Wrapper design for embedded core test , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[19] Makoto Sugihara,et al. A novel test methodology for core-based system LSIs and a testing time minimization problem , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[20] Zebo Peng,et al. An integrated system-on-chip test framework , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[21] Yervant Zorian,et al. Testing embedded-core based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).