Layout Feature Extraction Using CNN Classification in Root Cause Analysis of LSI Defects

Root cause analysis (RCA) of failures is mandatory to obtain the reliability and productivity of LSIs. Although analyzing layout-induced defects is crucial to optimize design rules and to predict unknown defects, it is a challenging task due to the difficulty in explaining the relationship between defects and circuit layouts. We applied convolutional neural networks (CNNs) to classify LSI layout images to perform the RCA of layout-induced defects in a previous study. However, due to the low resolution of images, actual defect positions were not clearly distinguished. In the present study, we use image clips of different sizes and resolutions for the CNN classification. Experimental results indicate that the validity of the extracted layout features depends on the resolution of image clips. Using the visual explanation technique GradCAM++, the features of defective layouts can be accurately captured in local areas when CNN models are trained on smaller image clips with higher resolution. These layout features included a group of patterns with their surroundings. Conversely, utilizing smaller-size clips deteriorates the classification accuracy due to the incorporation of less information from the images. In the conducted experiments, even in the case of using smaller clips, acceptable performance (the detection rate of defect positions DTR $\cong ~90$ %, and the risk-image classification rate RCR $\cong ~10$ %) can be obtained by increasing the size of training datasets. Partial layouts extracted as features of defective layouts can then be used in RCA and in designing future products.

[1]  Takeshi Nakazawa,et al.  Anomaly Detection and Segmentation for Wafer Defect Patterns Using Deep Convolutional Encoder–Decoder Neural Network Architectures in Semiconductor Manufacturing , 2019, IEEE Transactions on Semiconductor Manufacturing.

[2]  Masayuki Arai,et al.  CNN-Based Layout Segment Classification for Analysis of Layout-Induced Failures , 2020, IEEE Transactions on Semiconductor Manufacturing.

[3]  Shinji Hayashi,et al.  A Detection Technique for Degraded Face Images , 2006, 2006 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR'06).

[4]  Tara N. Sainath,et al.  Improving deep neural networks for LVCSR using rectified linear units and dropout , 2013, 2013 IEEE International Conference on Acoustics, Speech and Signal Processing.

[5]  Fei-Fei Li,et al.  Large-Scale Video Classification with Convolutional Neural Networks , 2014, 2014 IEEE Conference on Computer Vision and Pattern Recognition.

[6]  S. Orain,et al.  A constitutive single crystal model for the silicon mechanical behavior: applications to the stress induced by silicided lines and STI in MOS technologies , 2005, EuroSimE 2005. Proceedings of the 6th International Conference on Thermal, Mechanial and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005..

[7]  Chang Ouk Kim,et al.  Convolutional Neural Network for Wafer Surface Defect Classification and the Detection of Unknown Defect Class , 2019, IEEE Transactions on Semiconductor Manufacturing.

[8]  Luigi Fortuna,et al.  CNN image processing for the automatic classification of oranges , 1994, Proceedings of the Third IEEE International Workshop on Cellular Neural Networks and their Applications (CNNA-94).

[9]  Evangeline F. Y. Young,et al.  Lithography hotspot detection: From shallow to deep learning , 2017, 2017 30th IEEE International System-on-Chip Conference (SOCC).

[10]  Lin Cong,et al.  Systematic co-optimization from chip design, process technology to systems for GPU AI chip , 2018, 2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[11]  Shigeki Nojima,et al.  Data Efficient Lithography Modeling with Residual Neural Networks and Transfer Learning , 2018, ISPD.

[12]  Jee-Hyong Lee,et al.  CNN Based Lithography Hotspot Detection , 2016, Int. J. Fuzzy Log. Intell. Syst..

[13]  Ushasree Katakamsetty,et al.  Topography hotspot-aware process control metrology cell insertion: DFM: Design for manufacturability , 2018, 2018 29th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC).

[14]  Vineeth N. Balasubramanian,et al.  Grad-CAM++: Generalized Gradient-Based Visual Explanations for Deep Convolutional Networks , 2017, 2018 IEEE Winter Conference on Applications of Computer Vision (WACV).

[15]  Neetha George,et al.  Convolutional Neural Network for Semiconductor Wafer Defect Detection , 2019, 2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT).

[16]  Andrew Zisserman,et al.  Very Deep Convolutional Networks for Large-Scale Image Recognition , 2014, ICLR.

[17]  Ayush Singhal,et al.  DFM-aware fault model and ATPG for intra-cell and inter-cell defects , 2017, 2017 IEEE International Test Conference (ITC).

[18]  Naigong Yu,et al.  Wafer Defect Pattern Recognition and Analysis Based on Convolutional Neural Network , 2019, IEEE Transactions on Semiconductor Manufacturing.

[19]  Said Hamdioui,et al.  A Schematic-Based Extraction Methodology for Dislocation Defects in Analog/Mixed-Signal Devices , 2011, 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.

[20]  Shoji Inoue,et al.  Killer defect detection using the IR-OBIRCH (infrared optical-beam-induced resistance-change) method , 1999, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat No.99CH36314).

[21]  Srikanth Venkataraman,et al.  POIROT: a logic fault diagnosis tool and its applications , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[22]  Tsukasa Ike,et al.  A CNN-based Transfer Learning Method for Defect Classification in Semiconductor Manufacturing , 2018, 2018 International Symposium on Semiconductor Manufacturing (ISSM).

[23]  Ali Farhadi,et al.  You Only Look Once: Unified, Real-Time Object Detection , 2015, 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).

[24]  Evangeline F. Y. Young,et al.  Layout hotspot detection with feature tensor generation and deep biased learning , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[25]  Peter Jacob.  Defect- and structure-weakness-localization on power semiconductors using OBIRCH (optical beam induced resistivity change) , 2002, Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614).