A low-phase noise LC-QVCO in CMOS technology

This letter presents a source-injection parallel coupled (SIPC) quadrature voltage-controlled oscillator (QVCO) topology. In the proposed SIPC-QVCO, compared to the conventional parallel-coupled LC-QVCO (P-QVCO), the coupling transistors are configured in a way so that the 1/f noise, contributed by the coupling transistors at the output, can be avoided. The newly proposed SIPC-QVCO and conventional P-QVCO are fabricated based on 0.25 /spl mu/m CMOS technology. The phase noise of SIPC-QVCO measured at 1.5 GHz shows more than 10 dB improvement than that of the conventional P-QVCO over the offset frequency range of 10 k /spl sim/ 1 MHz while dissipating the same amount of power.

[1]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Sang-Gug Lee,et al.  Source-injection parallel coupled LC-QVCO , 2003 .

[3]  A. Bonfanti,et al.  Analysis and design of a 1.8-GHz CMOS LC quadrature VCO , 2002, IEEE J. Solid State Circuits.

[4]  L. Dussopt,et al.  A 900 MHz low phase noise CMOS quadrature oscillator , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[5]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[6]  Salvatore Levantino,et al.  A low-phase-noise 5-GHz CMOS quadrature VCO using superharmonic coupling , 2003, IEEE J. Solid State Circuits.