A 16-Mb flash EEPROM with a new self-data-refresh scheme for a sector erase operation

A 16-Mb flash EEPROM has been developed based on the 0.6-/spl mu/m triple-well double-poly-Si single-metal CMOS technology. A compact row decoder circuit for a negative gate biased erase operation has been designed to obtain the sector erase operation. A self-data-refresh scheme has been developed to overcome the drain-disturb problem for unselected sector cells. A self-convergence method after erasure is applied in this device to overcome the overerase problem that causes read operation failure. Both the self-data-refresh operation and the self-convergence method are verified to be involved in the autoerase operation. Internal voltage generators independent of the external voltage supply and temperature has been developed. The cell size is 2.0 /spl mu/m/spl times/1.7 /spl mu/m, resulting in a die size of 7.7 mm/spl times/17.32 mm. >

[1]  V. N. Kunett,et al.  An In-system Reprogrammable 256k Cmos Flash Memory , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[2]  M. Oshikiri,et al.  A new self-data-refresh scheme for a sector erasable 16-Mb flash EEPROM , 1993, Symposium 1993 on VLSI Circuits.

[3]  Y. Iyama,et al.  A 62ns 16Mb CMOS EPROM With Address Transition Detection Technique , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  S. Haddad,et al.  An investigation of erase-mode dependent hole trapping in flash EEPROM memory cell , 1990, IEEE Electron Device Letters.

[5]  Fujio Masuoka,et al.  A 256-kbit flash E/SUP 2/PROM using triple-polysilicon technology , 1987 .

[6]  T. Sato,et al.  A 5-V-only 16-Mb flash memory with sector erase mode , 1992 .

[7]  K. Narita,et al.  A 16 ns 1 Mb CMOS EPROM , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[8]  Masamitsu Oshikiri,et al.  A self-convergence erasing scheme for a simple stacked gate flash EEPROM , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[9]  S. Yamada,et al.  A 5-V-only operation 0.6- mu m flash EEPROM with row decoder scheme in triple-well structure , 1992 .

[10]  Kuniyoshi Yoshikawa,et al.  Process and device technologies for 16 Mbit EPROMs with large-tilt-angle implanted p-pocket cell , 1990, International Technical Digest on Electron Devices.

[11]  K. Yoshikawa,et al.  Comparison of current flash EEPROM erasing methods: stability and how to control , 1992, 1992 International Technical Digest on Electron Devices Meeting.