论文信息 - Correction: A 9T high-stable and Low-Energy Half-Select-Free SRAM Cell Design using TMDFETs - 字舞流文

Correction: A 9T high-stable and Low-Energy Half-Select-Free SRAM Cell Design using TMDFETs

M. Gholipour | S. Birla | Erfan Abbasian

[1] Morteza Gholipour,et al. Design of a Schmitt-Trigger-Based 7T SRAM cell for variation resilient Low-Energy consumption and reliable internet of things applications , 2021, AEU - International Journal of Electronics and Communications.

[2] Morteza Gholipour,et al. Half-select disturb-free single-ended 9-transistor SRAM cell with bit-interleaving scheme in TMDFET technology , 2021, Microelectron. J..

[3] Morteza Gholipour,et al. Single‐ended half‐select disturb‐free 11T static random access memory cell for reliable and low power applications , 2021, Int. J. Circuit Theory Appl..

[4] Rohit Lorenzo,et al. Single bit-line 11T SRAM cell for low power and improved stability , 2020, IET Comput. Digit. Tech..

[5] Santosh Kumar Vishvakarma,et al. Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applications , 2019, AEU - International Journal of Electronics and Communications.

[6] Mohd. Hasan,et al. Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory , 2017, Microelectron. J..

[7] Mohd. Hasan,et al. A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell , 2012, Microelectron. Reliab..

[8] Anna W. Topol,et al. Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..