Analysis and Control of RRAM Overshoot Current

To combat the large variability problem in resistive random access memory, current compliance elements are commonly used to limit the in-rush current during the forming operation. Regardless of the compliance element (1R-1R or 1T-1R), some degree of current overshoot is unavoidable. The peak value of the overshoot current is often used as a predictive metric of the filament characteristics and is linked to the parasitic capacitance of the test structure. The reported detrimental effects of higher parasitic capacitance seem to support this concept. However, this understanding is inconsistent with the recent successes of compliance-free ultrashort pulse forming which guarantees a maximum peak overshoot current. We use detailed circuit analysis and experimental measurements of 1R-1R and 1T-1R structures to show that the peak overshoot is independent of the parasitic capacitance while the overshoot duration is strongly dependent on the parasitic capacitance. Forming control can be achieved, in ultrashort pulse forming, since the overshoot duration is always less than the applied pulse duration. The demonstrated success of ultrashort pulse forming becomes easier to reconcile after identifying the importance of overshoot duration.

[1]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[2]  Shibing Long,et al.  A Model for the Set Statistics of RRAM Inspired in the Percolation Model of Oxide Breakdown , 2013, IEEE Electron Device Letters.

[3]  Anthony J. Kenyon,et al.  Nanosecond Analog Programming of Substoichiometric Silicon Oxide Resistive RAM , 2016, IEEE Transactions on Nanotechnology.

[4]  L. Goux,et al.  Intrinsic Switching Behavior in HfO2 RRAM by Fast Electrical Measurements on Novel 2R Test Structures , 2012, 2012 4th IEEE International Memory Workshop.

[5]  L. Larcher,et al.  Modeling the effects of different forming conditions on RRAM conductive filament stability , 2013, 2013 5th IEEE International Memory Workshop.

[6]  R. Dittmann,et al.  Redox‐Based Resistive Switching Memories – Nanoionic Mechanisms, Prospects, and Challenges , 2009, Advanced materials.

[7]  G. Reimbold,et al.  Accurate analysis of parasitic current overshoot during forming operation in RRAMs , 2011 .

[8]  M. Tsai,et al.  Robust High-Resistance State and Improved Endurance of $\hbox{HfO}_{X}$ Resistive Memory by Suppression of Current Overshoot , 2011, IEEE Electron Device Letters.

[9]  Helmut Baumgart,et al.  Impact of RRAM Read Fluctuations on the Program-Verify Approach , 2017, IEEE Electron Device Letters.

[10]  H. Hwang,et al.  Improved Switching Variability and Stability by Activating a Single Conductive Filament , 2012, IEEE Electron Device Letters.

[11]  J-H Kim,et al.  Energy control paradigm for compliance-free reliable operation of RRAM , 2014, 2014 IEEE International Reliability Physics Symposium.

[12]  An Chen,et al.  Variability of resistive switching memories and its impact on crossbar array performance , 2011, 2011 International Reliability Physics Symposium.

[13]  An Chen,et al.  Current overshoot during set and reset operations of resistive switching memories , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[14]  Jian Wu,et al.  Technology and circuit optimization of resistive RAM for low-power, reproducible operation , 2014, 2014 IEEE International Electron Devices Meeting.

[15]  Xue Yang,et al.  Influence of selector-introduced compliance current on HfOx RRAM switching operation , 2015, 2015 15th Non-Volatile Memory Technology Symposium (NVMTS).

[16]  Helmut Baumgart,et al.  Characteristics of Resistive Memory Read Fluctuations in Endurance Cycling , 2017, IEEE Electron Device Letters.

[17]  Daniele Ielmini,et al.  Resistive switching memories based on metal oxides: mechanisms, reliability and scaling , 2016 .

[18]  Shimeng Yu,et al.  Understanding metal oxide RRAM current overshoot and reliability using Kinetic Monte Carlo simulation , 2012, 2012 International Electron Devices Meeting.

[19]  Nagarajan Raghavan,et al.  Performance and reliability trade-offs for high-κ RRAM , 2014, Microelectron. Reliab..

[20]  Stefano Ambrogio,et al.  Analytical Modeling of Current Overshoot in Oxide-Based Resistive Switching Memory (RRAM) , 2016, IEEE Electron Device Letters.

[21]  P. Zhou,et al.  In Situ Observation of Compliance-Current Overshoot and Its Effect on Resistive Switching , 2010, IEEE Electron Device Letters.

[22]  K. P. Cheung,et al.  Accurate RRAM transient currents during forming , 2014, Proceedings of Technical Program - 2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[23]  D. Ielmini,et al.  Resistance transition in metal oxides induced by electronic threshold switching , 2009 .

[24]  D. Gilmer,et al.  Effects of RRAM Stack Configuration on Forming Voltage and Current Overshoot , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[25]  G. Bersuker,et al.  Dependence of the filament resistance on the duration of current overshoot , 2013, 2013 IEEE International Integrated Reliability Workshop Final Report.

[26]  D. Gilmer,et al.  Controlling uniformity of RRAM characteristics through the forming process , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[27]  K. Tsunoda,et al.  Reduction in the reset current in a resistive random access memory consisting of NiOx brought about by reducing a parasitic capacitance , 2008 .

[28]  Jason P. Campbell,et al.  (Invited) Compliance-Free Pulse Forming of Filamentary RRAM , 2016 .

[29]  Frederick T. Chen,et al.  Scalability with silicon nitride encapsulation layer for Ti/HfOx pillar RRAM , 2010, Proceedings of 2010 International Symposium on VLSI Technology, System and Application.