35 GHz GaAs power MESFETs and monolithic amplifiers

GaAs MESFETs optimized for power operation at 35 GHz are described. Various doping levels and potential barrier layers at the interface between the buffer and the active layers were studied. The best power performance was obtained from an FET on a very heavily doped active layer. A device on an AlGaAs heterobuffer had further improved output power. The best devices delivered output power densities of 0.8 W/mm with 23% efficiency, 0.71 W/mm with 34% efficiency, and 0.61 W/mm with 41% efficiency. Monolithic power amplifiers with a 400- mu m FET generated 200 mW of output power. These amplifiers were monolithically power combined, resulting in 600 mW of output power at 34 GHz. >

[1]  L. Eastman,et al.  Superlattice buffers for GaAs power MESFET’s grown by MBE , 1984 .

[2]  H. Fukui,et al.  Long-term and instantaneous burnout in GaAs power FET's: Mechanisms and solutions , 1981, IEEE Transactions on Electron Devices.

[3]  P. Saunier,et al.  10-30 GHz monolithic GaAs travelling-wave divider/combiner , 1985 .

[4]  B. Kim,et al.  44-GHz monolithic GaAs FET amplifier , 1986, IEEE Electron Device Letters.

[5]  W. Frensley,et al.  Power-limiting breakdown effects in GaAs MESFET's , 1981, IEEE Transactions on Electron Devices.

[6]  B.R. Lee,et al.  Advances in HEMT Technology and Applications , 1987, 1987 IEEE MTT-S International Microwave Symposium Digest.

[7]  J.C.M. Hwang,et al.  IVA-8 60-GHz GaAs low-noise MESFET's by molecular-beam epitaxy , 1986, IEEE Transactions on Electron Devices.

[8]  A.G. Bert,et al.  The Traveling Wave Power Divider/Combiner , 1980, 1980 10th European Microwave Conference.

[9]  Bumman Kim,et al.  High-performance GaAs power MESFET with AlGaAs buffer layer , 1987 .

[11]  H. Tserng,et al.  GaAs power MESFET with 41-percent power-added efficiency at 35 GHz , 1988, IEEE Electron Device Letters.

[12]  P. Vettiger,et al.  Submicrometer GaAs MESFET with shallow channel and very high transconductance , 1987, IEEE Electron Device Letters.

[13]  K. Yamasaki,et al.  Buried p-layer SAINT for very high-speed GaAs LSI's with submicrometer gate length , 1985, IEEE Transactions on Electron Devices.