STI/LOCOS compatible LDMOS structure in standard CMOS
暂无分享,去创建一个
A novel high-voltage transistor structure compatible with shallow trench isolation and local oxidation of silicon is described. This device, which can be implemented in a standard CMOS process, is capable of handling high voltages without destruction. A duplication of the breakdown voltage was measured.
[1] A. S. Grove,et al. Effect of surface fields on the breakdown voltage of planar silicon p-n junctions , 1967 .
[2] Tae Moon Roh Roh,et al. Characteristics of P‐channel SOI LDMOS Transistor with Tapered Field Oxides , 1999 .
[3] C.A.T. Salama,et al. Modeling and characterization of CMOS-compatible high-voltage device structures , 1987, IEEE Transactions on Electron Devices.