论文信息 - VLSI Architecture for Low Power Turbo Decoder using Adaptive Sliding Window Algorithm

VLSI Architecture for Low Power Turbo Decoder using Adaptive Sliding Window Algorithm

In this paper, a new decoding algorithm using adaptive sliding window is proposed. This new algorithm can detect and skip the calculation of convergent window metrics with same time of iterations. Experimental results show that this method slightly increases 4.7% of the hardware resource, but much reduces the backward metrics and log likelihood ratio calculation times. With a proper threshold value 6 at SNR 2.5 dB, 62.92% of Beta and LLR calculation can be suspended in comparison with traditional Turbo decoder in eight times of iterations. Finally, we have designed this decoder with TSMC 0.18 um 1P6M process in cell base design flow. When this chip operate at 77 MHz, throughput can reach 4.3 Mb/s, and whole chip size including IO PAD is 1.91x2.17 mm2.

Jiann-Jong Chen | Yuh-Shyan Hwang | Bo-Han Wu | Wen-Ta Lee

[1] Ivan J. Fair,et al. Techniques for early stopping and error detection in turbo decoding , 2003, IEEE Trans. Commun..

[2] Joachim Hagenauer,et al. Iterative decoding of binary block and convolutional codes , 1996, IEEE Trans. Inf. Theory.

[3] Andrew J. Viterbi,et al. An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes , 1998, IEEE J. Sel. Areas Commun..

[4] Ieee Microwave Theory,et al. Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems — Amendment for Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands , 2003 .

[5] Shu Lin,et al. Two simple stopping criteria for turbo decoding , 1999, IEEE Trans. Commun..

[6] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[7] Chia-Chun Tsai,et al. A new low-power turbo decoder using HDA-DHDD stopping iteration , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8] Heinrich Meyr,et al. Real-time algorithms and VLSI architectures for soft output MAP convolutional decoding , 1995, Proceedings of 6th International Symposium on Personal, Indoor and Mobile Radio Communications.