Source/drain architecture design of vertical channel nanowire FET for sub-10nm node