Simultaneous buffer and wire sizing for performance and power optimization

In this paper, we study the simultaneous buffer and wire sizing (SBWS) problem for delay and power dissipation minimization. We prove the BS/WS relation for optimal SBWS solutions. This relation leads to a polynomial time algorithm for computing the lower and upper bounds of the optimal SBWS solutions, which enables an efficient optimal algorithm for computing optimal SBWS solutions. We have applied the SBWS algorithms to the clock nets in a spread spectrum IF transceiver chip and HSPICE simulations show that our algorithms can reduce skew and power by a factor of 3.5X and 2.6X, respectively, when compared to the manual layout of the clock nets in the original chip.

[1]  Xianlong Hong,et al.  Performance-Driven Steiner Tree Algorithms for Global Routing , 1993, 30th ACM/IEEE Design Automation Conference.

[2]  Jason Cong,et al.  Optimal wiresizing under Elmore delay model , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  E. Shragowitz,et al.  An adaptive timing-driven layout for high speed VLSI , 1990, 27th ACM/IEEE Design Automation Conference.

[4]  Andrew B. Kahng,et al.  A direct combination of the Prim and Dijkstra constructions for improved performance-driven global routing , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[5]  J. F Cohoon,et al.  Critical net routing , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  J. Cong,et al.  Optimal wiresizing for interconnects with multiple sources , 1995, ICCAD 1995.

[7]  C. Chien,et al.  A 12.7 Mchip/s all-digital BPSK direct sequence spread-spectrum IF transceiver in 1.2 /spl mu/m CMOS , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[8]  M. Edahiro,et al.  Minimum skew and minimum path length routing in VLSI layout design , 1991 .

[9]  Chung-Kuan Cheng,et al.  Optimal wire sizing and buffer insertion for low power and a generalized delay model , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[10]  Jason Cong,et al.  Wiresizing with Driver Sizing for Performance and Power Optimization , 1994 .

[11]  John K. Ousterhout.  Switch-Level Delay Models for Digital MOS VLSI , 1984, 21st Design Automation Conference Proceedings.

[12]  Sachin S. Sapatnekar,et al.  RC Interconnect Optimization under the Elmore Delay Model , 1994, 31st Design Automation Conference.

[13]  Jason Cong,et al.  Simultaneous driver and wire sizing for performance and power optimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[14]  L.W. Linholm,et al.  An optimized output stage for MOS integrated circuits , 1975, IEEE Journal of Solid-State Circuits.

[15]  J. Cong,et al.  Optimal wiresizing under the distributed Elmore delay model , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[16]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[17]  Gabriel Robins,et al.  Dynamically-wiresized Elmore-based routing constructions , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[18]  Malgorzata Marek-Sadowska,et al.  Power optimal buffered clock tree design , 1995, DAC '95.

[19]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[20]  Allen M. Peterson,et al.  System-wide Energy Optimization in the MCM Environment , 1991 .

[21]  Jan-Ming Ho,et al.  Zero skew clock net routing , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[22]  Sang-Yong Han,et al.  Timing driven placement using complete path delays , 1990, 27th ACM/IEEE Design Automation Conference.

[23]  Jason Cong,et al.  Provably good performance-driven global routing , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  L.P.P.P. van Ginneken,et al.  Buffer placement in distributed RC-tree networks for minimal Elmore delay , 1990 .

[25]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[26]  Andrew B. Kahng,et al.  High-Performance Routing Trees with Identified Critical Sinks , 1993, 30th ACM/IEEE Design Automation Conference.

[27]  Yao-Wen Chang,et al.  Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation , 1996, 33rd Design Automation Conference Proceedings, 1996.

[28]  Andrew B. Kahng,et al.  Rectilinear Steiner Trees with Minimum Elmore Delay , 1994, 31st Design Automation Conference.

[29]  A. Kahng,et al.  Bounded-skew clock and Steiner routing under Elmore delay , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[30]  Andrew B. Kahng,et al.  Zero-skew clock routing trees with minimum wirelength , 1992, [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit.

[31]  Jason Cong,et al.  Performance-Driven Interconnect Design Based on Distributed RC Delay Model , 1993, 30th ACM/IEEE Design Automation Conference.

[32]  Jason Cong,et al.  Minimum-cost bounded-skew clock routing , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[33]  Jason Cong,et al.  Simultaneous Driver And Wire Sizing For Performance And Power Optimization* , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[34]  D. Huang.  On the bounded-skew routing tree problem , 1995, DAC 1995.

[35]  Lawrence T. Pileggi,et al.  Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization , 1995, 32nd Design Automation Conference.