Attacking AES implementations using correlation power analysis on ZYBO Zynq-7000 SoC board

Differential power analysis (DPA) and its enhanced variant, correlation power analysis (CPA), are one of the most common side channel attacks today. A dedicated hardware platform is often used when performing this kind of attack for experimental purposes. In this paper, we present the modifications of a common ZYBO board, that are necessary to perform the CPA attack. We illustrate the whole process of attacking both software and hardware implementations of AES-128 and we present our experimental results.

[1]  Vincent Rijmen,et al.  The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .

[2]  Jean-Louis Lacoume,et al.  A Proposition for Correlation Power Analysis Enhancement , 2006, CHES.

[3]  Elisabeth Oswald,et al.  Differential Power Analysis of an AES Implementation , 2004 .

[4]  Amir Moradi.  Advances in side-channel security , 2016 .

[5]  Thomas S. Messerges,et al.  Investigations of Power Analysis Attacks on Smartcards , 1999, Smartcard.

[6]  Lilian Bossuet,et al.  Evariste III: A new multi-FPGA system for fair benchmarking of hardware dependent cryptographic primitives , 2015, CHES 2015.

[7]  Matěj Bartík,et al.  A low-cost multi-purpose experimental FPGA board for cryptography applications , 2016, 2016 IEEE 4th Workshop on Advances in Information, Electronic and Electrical Engineering (AIEEE).

[8]  Martin Novotný,et al.  Differential power analysis on FPGA board: Boundaries of success , 2017, 2017 6th Mediterranean Conference on Embedded Computing (MECO).

[9]  Christophe Clavier,et al.  Correlation Power Analysis with a Leakage Model , 2004, CHES.

[10]  Massimo Alioto,et al.  A General Power Model of Differential Power Analysis Attacks to Static Logic Circuits , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Moti Yung,et al.  A Unified Framework for the Analysis of Side-Channel Key Recovery Attacks (extended version) , 2009, IACR Cryptol. ePrint Arch..

[12]  Hana Kubatova,et al.  Influence of fault-tolerant design methods on differential power analysis resistance of AES cipher: Methodics and challenges , 2016, 2016 5th Mediterranean Conference on Embedded Computing (MECO).

[13]  Bert den Boer,et al.  A DPA Attack against the Modular Reduction within a CRT Implementation of RSA , 2002, CHES.

[14]  Liwei Zhang,et al.  A Statistics-based Fundamental Model for Side-channel Attack Analysis , 2014, IACR Cryptol. ePrint Arch..

[15]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.