Architecture Design of a High-Performance 32-Bit Fixed-Point DSP
暂无分享,去创建一个
In this paper, the architecture of a high-performance 32-bit fixed-point DSP called DSP3000 is proposed and implemented. The DSP3000 employs super-Harvard architecture and can issue three memory access operations in a single clock cycle. The processor has eight pipe stages with separated memory read and write stages, which alleviate the data dependency problems and improve the execution efficiency. The processor also possesses a modulo addressing unit with optimized structure to enhance the address generation speed. A fully pipelined MAC (Multiply Accumulate) unit is incorporated in the design, which enables 32×32+72 MAC operation in a single clock cycle. The processor is implemented with SMIC 0.18μm 1.8V 1P6M process and has a core size of 2.2mm by 2.4mm. Test result shows that it can operate at a maximum frequency of 300MHz with the average power consumption of 30mw/100MHz.
[1] P. Groves,et al. A 600 MHz VLIW DSP , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[2] Vojin G. Oklobdzija,et al. General data-path organization of a MAC unit for VLSI implementation of DSP processors , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).
[3] Chein-Wei Jen,et al. High-Speed Booth Encoded Parallel Multiplier Design , 2000, IEEE Trans. Computers.