Using bus-based connections to improve field-programmable gate-array density for implementing datapath circuits

As the logic capacity of field-programmable gate arrays (FPGAs) increases, they are increasingly being used to implement large arithmetic-intensive applications, which often contain a large proportion of datapath circuits. Since datapath circuits usually consist of regularly structured components (called bit-slices) which are connected together by regularly structured signals (called buses), it is possible to utilize datapath regularity in order to achieve significant area savings through FPGA architectural innovations. This paper describes such an FPGA routing architecture, called the multibit routing architecture, which employs bus-based connections in order to exploit datapath regularity. It is experimentally shown that, compared to conventional FPGA routing architectures, the multibit routing architecture can achieve 14% routing area reduction for implementing datapath circuits, which represents an overall FPGA area savings of 10%. This paper also empirically determines the best values of several important architectural parameters for the new routing architecture including the most area efficient granularity values and the most area efficient proportion of bus-based connections.

[1]  Jonathan Rose,et al.  Using bus-based connections to improve field-programmable gate array density for implementing datapath circuits , 2005, FPGA '05.

[2]  Jonathan Rose,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2004 .

[3]  Stephen D. Brown,et al.  Segmented Routing for Speed-Performance and Routability in Field-Programmable Gate Arrays , 1996, VLSI Design.

[4]  P. Alfke,et al.  Third-Generation Architecture Boosts Speed And Density Of Field-Programmable Gate Arrays , 1991, Electro International, 1991.

[5]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[6]  RoseJonathan,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2004 .

[7]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[8]  Jonathan Rose,et al.  Mixing buffers and pass transistors in FPGA routing architectures , 2001, FPGA '01.

[9]  Jonathan Rose,et al.  Synthesizing datapath circuits for FPGAs with emphasis on area minimization , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[10]  Michael Chan,et al.  CycloneTM: A Low-Cost, High-Performance FPGA , 2005 .

[11]  Jan M. Rabaey,et al.  A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths , 1992 .

[12]  Jef L. van Meerbergen,et al.  An FPGA architecture with enhanced datapath functionality , 2003, FPGA '03.

[13]  Guy Lemieux,et al.  Using sparse crossbars within LUT , 2001, FPGA '01.

[14]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[15]  Jan M. Rabaey,et al.  A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.

[16]  William S. Carter,et al.  Third-generation architecture boosts speed and density of field-programmable gate arrays , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[17]  Gao Hai-Xia.  Circuit Design of FPGA Routing Switches , 2003 .

[18]  Vaughn Betz,et al.  How Much Logic Should Go in an FPGA Logic Block? , 1998, IEEE Des. Test Comput..

[19]  Jean Vuillemin,et al.  A reconfigurable arithmetic array for multimedia applications , 1999, FPGA '99.

[20]  Don Cherepacha,et al.  DP-FPGA: An FPGA Architecture Optimized for Datapaths , 1996, VLSI Design.

[21]  Stephen D. Brown,et al.  Flexibility of interconnection structures for field-programmable gate arrays , 1991 .

[22]  Carl Ebeling,et al.  RaPiD - Reconfigurable Pipelined Datapath , 1996, FPL.

[23]  Vaughn Betz,et al.  Effect of the prefabricated routing track distribution on FPGA area-efficiency , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Seth Copen Goldstein,et al.  PipeRench: A Reconfigurable Architecture and Compiler , 2000, Computer.

[25]  Peter M. Athanas,et al.  Wormhole run-time reconfiguration , 1997, FPGA '97.

[26]  Jonathan Rose,et al.  Field-programmable gate array architectures and algorithms optimized for implementing datapath circuits , 2004 .

[27]  Jonathan Rose,et al.  Using multi-bit logic blocks and automated packing to improve field-programmable gate array density for implementing datapath circuits , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[28]  Michael Chan,et al.  Cyclone /spl trade/: a low-cost, high-performance FPGA , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[29]  Guy Lemieux,et al.  Circuit design of routing switches , 2002, FPGA '02.

[30]  Kunle Olukotun,et al.  A quantitative analysis of reconfigurable coprocessors for multimedia applications , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[31]  Jürgen Becker,et al.  Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[32]  Vaughn Betz,et al.  Speed and area tradeoffs in cluster-based FPGA architectures , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[33]  Jonathan Rose,et al.  Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency , 1990 .

[34]  Thomas J. DeLong,et al.  Xilinx, Inc. (A) , 2003 .

[35]  Vaughn Betz,et al.  FPGA routing architecture: segmentation and buffering to optimize speed and density , 1999, FPGA '99.

[36]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[37]  A. Ye,et al.  Architecture of datapath-oriented coarse-grain logic and routing for FPGAs , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[38]  David Lewis,et al.  Using Sparse Crossbars within LUT Clusters , 2001 .