Shared word line DRAM-cell

A 44μm<sup>2</sup>memory cell with a 2 to 1 density advantage compared to a conventional 1-Tr DRAM cell, will be described.

[1]  K. Ohta,et al.  A stacked high capacitor RAM , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  H. Kalter,et al.  An Experimental 120 NS One-Half Megabit Dynamic RAM with Plate Push Cell , 1983, 1983 Symposium on VLSI Technology. Digest of Technical Papers.

[3]  Hwang Soo Lee,et al.  Merged charge memory (MCM)—A new random access cell , 1976 .

[4]  H. S. Lee.  Analysis of the merged charge memory (MCM) cell , 1977 .

[5]  K. Fujishima,et al.  A storage-node-boosted RAM with word-line delay compensation , 1982, IEEE Journal of Solid-State Circuits.

[6]  E. Adler,et al.  A high performance, high density 256K DRAM utilizing IX projection lithography , 1983, 1983 International Electron Devices Meeting.