Semianalytical model for high speed analysis of all-digital PLL clock-generating networks

In this paper, we propose the model of a network consisting of All-Digital Phase-Locked Loop Network in application to Clock-Generating Systems. The method is based on a solution of a system of non-linear finite-difference stochastic equations and allows us to perform high speed simulations of a distributed Clock Network on arbitrary topology. The result of our analysis show a good agreement with experimental measurements of a 65nm CMOS All-Digital Phase-Locked Loop Network.

[1]  Orla Feely,et al.  Discrete-time modelling and experimental validation of an all-digital PLL for clock-generating networks , 2016, 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[2]  Nicola Da Dalt.  A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[3]  Olivier Billoint,et al.  Distributed clock generator for synchronous SoC using ADPLL network , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[4]  Olivier Billoint,et al.  A distributed synchronization of all-digital PLLs network for clock generation in synchronous SOCs , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[5]  Qi Wang,et al.  The Implementation and Analysis of a New Self-Sampling Pi Control All Digital Phase-Locked Loop , 2006, 2006 International Conference on Machine Learning and Cybernetics.

[6]  Dimitri Galayko,et al.  A reconfigurable distributed architecture for clock generation in large many-core SoC , 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[7]  Gill A. Pratt,et al.  Distributed Synchronous Clocking , 1995, IEEE Trans. Parallel Distributed Syst..

[8]  Eby G. Friedman,et al.  Clock distribution networks in synchronous digital integrated circuits , 2001, Proc. IEEE.

[9]  Jérôme Juillard,et al.  A design approach for networks of Self-Sampled All-Digital Phase-Locked Loops , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[10]  A.P. Chandrakasan,et al.  Active GHz clock network using distributed PLLs , 2000, IEEE Journal of Solid-State Circuits.

[11]  Jérôme Juillard,et al.  Synchronization Analysis of Networks of Self-Sampled All-Digital Phase-Locked Loops , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.