A Survey of the State of the Art of Design Automation

Automated layout of PCBs and LSI chips is a successful operation; testing is an active area of development. DA tools, however, are seldom used in logic design.

[1]  J. Paul Roth,et al.  Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..

[2]  John Grason,et al.  Digital Test Generation and Design for Testability , 1980, 17th Design Automation Conference.

[3]  Dave Hightower.  A solution to line-routing problems on the continuous plane , 1969, DAC '69.

[4]  John J. Shedletsky,et al.  An Experimental Delay Test Generator for LSI Logic , 1980, IEEE Transactions on Computers.

[5]  R W Brander,et al.  Diagnosis and Reliable Design of Digital Systems , 1978 .

[6]  Lawrence M. Rosenberg,et al.  CRITIC - an integrated circuit design rule checking program , 1974, DAC '74.

[7]  Hedayat Markus Bayegan.  CASS: Computer aided schematic system , 1977, DAC '77.

[8]  David G. Ressler.  A simple computer-aided artwork system that works , 1974, DAC '74.

[9]  R. A. Rutman.  An algorithm for placement of interconnected elements based on minimum wire length , 1964, AFIPS '64 (Spring).

[10]  Fumiyasu Hirose,et al.  Efficient Placement and Routing Techniques for Master Slice LSI , 1980, 17th Design Automation Conference.

[11]  Brian W. Kernighan,et al.  An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..

[12]  Melvin A. Breuer,et al.  Concurrent fault simulation and functional level modeling , 1977, DAC '77.

[13]  I. Aleksander,et al.  Theory and Design of Switching Circuits , 1978 .

[14]  Yen-Son Huang,et al.  A Hierarchical Approach for Layout Versus Circuit Consistency Check , 1980, 17th Design Automation Conference.

[15]  Carl R. McCaw.  Unified Shapes Checker - A Checking Tool for LSI , 1979, 16th Design Automation Conference.

[16]  N. Quinn,et al.  A forced directed component placement procedure for printed circuit boards , 1979 .

[17]  Bryan Preas,et al.  Methods for Hierarchical Automatic Layout of Custom LSI Circuit Masks , 1978, 15th Design Automation Conference.

[18]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[19]  Felix P. Mallmann.  The Management of Engineering Changes Using the Primus System , 1980, 17th Design Automation Conference.

[20]  Tohru Sasaki,et al.  MIXS: A Mixed Level Simulator for Large Digital System Logic Verification , 1980, 17th Design Automation Conference.

[21]  C. Y. Lee.  An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..

[22]  John G. Williams.  STICKS - A graphical compiler for high level LSl design , 1978, AFIPS National Computer Conference.

[23]  Francis F. Lee.  Digital System Design Automation , 1970 .

[24]  John Grason,et al.  TMEAS, A Testability Measurement Program , 1979, 16th Design Automation Conference.

[25]  T.M. McWilliams.  Verification of Timing Constraints on Large Digital Systems , 1980, 17th Design Automation Conference.

[26]  James B. Angell,et al.  Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic , 1973, IEEE Transactions on Computers.

[27]  A. H. Teger,et al.  An integrated CAD data base system , 1975, DAC '75.

[28]  Akihiro Hashimoto,et al.  Wire routing by optimizing channel assignment within large apertures , 1971, DAC.

[29]  Alfred E. Dunlop.  SLIP: symbolic layout of integrated circuits with compaction , 1978 .

[30]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .

[31]  W. M. vanCleemput,et al.  Development in Verification of Design Correctness , 1980, DAC 1980.