A Wide Output Range, High Power Efficiency Reconfigurable Charge Pump in 0.18 mm BCD process

This paper presents a wide output range, high power efficiency reconfigurable charge pump for driving touch panels with the high resistances. The charge pump is composed of 4-stages and its configuration automatically changes based on the required output voltage level. In order to keep the power efficiency over the wide output voltage range, internal blocks are automatically activated or deactivated by the clock driver in the reconfigurable charge pump minimizing the switching power loss due to the On and Off operations of MOSFET. In addition, the leakage current paths in each mode are blocked to compensate for the variation of power efficiency with respect to the wide output voltage range. This chip is fabricated using 0.18 ㎜ BCD process with high power MOSFET options, and the die area is 1870 ㎜ x 1430 ㎜. The power consumption of the charge pump itself is 79.13 ㎽ when the output power is 415.45 ㎽ at the high voltage mode, while it is 20.097 ㎽ when the output power is 89.903 ㎽ at the low voltage mode. The measured maximum power efficiency is 84.01 %, when the output voltage is from 7.43 V to 12.23 V.

[1]  J.C. Chen,et al.  A 2.7 V only 8 Mb/spl times/16 NOR flash memory , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[2]  H. Mantooth,et al.  A high voltage Dickson charge pump in SOI CMOS , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[3]  Jinn-Shyan Wang,et al.  A high-efficiency CMOS charge pump circuit , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[4]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[5]  W. Weber,et al.  Charge sharing concept and new clocking scheme for power efficiency and electromagnetic emission improvement of boosted charge pumps , 2000, IEEE Journal of Solid-State Circuits.

[6]  H. De Man,et al.  A linear high voltage charge pump for MEMs applications in 0.18/spl mu/m CMOS technology , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[7]  Hongchin Lin,et al.  New four-phase generation circuits for low-voltage charge pumps , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[8]  Luigi Colalongo,et al.  A 1.2-to-8V Charge-Pump with Improved Power Efficiency for Non-Volatille Memories , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Y. J. Park,et al.  A new charge pump without degradation in threshold voltage due to body effect [memory applications] , 2000, IEEE Journal of Solid-State Circuits.

[10]  Myunghwan Ryu,et al.  Comprehensive Performance Analysis of Interconnect Variation by Double and Triple Patterning Lithography Processes , 2014 .

[11]  Kihwan Choi,et al.  Floating-well Charge Pump Circuits For Sub-2.0V Single Power Supply Flash Memories , 1997 .

[12]  Ming-Dou Ker,et al.  Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes , 2006, IEEE J. Solid State Circuits.

[13]  K. Sawada,et al.  An on-chip high-voltage generator circuit for EEPROMs with a power supply voltage below 2 V , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[14]  Josef Ecker,et al.  Profiling eicosanoids and phospholipids using LC-MS/MS: principles and recent applications. , 2012, Journal of separation science.

[15]  Hoi Lee,et al.  An efficiency-enhanced auto-reconfigurable 2x/3x SC charge pump for transcutaneous power transmission , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[16]  Jin-Young Park,et al.  A Low-Voltage Charge Pump Circuit with High Pumping Efficiency in Standard CMOS Logic Process , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[17]  Hongchin Lin,et al.  Novel high positive and negative pumping circuits for low supply voltage , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[18]  Songcheol Hong,et al.  An X-Ku Band Distributed GaN LNA MMIC with High Gain , 2014 .

[19]  S. Yamada,et al.  A 16-Mb flash EEPROM with a new self-data-refresh scheme for a sector erase operation , 1994 .