Crosstalk Modeling and Analysis of Through-Silicon-Via Connection in 3D Integration

For the wider bandwidth and the smaller form factor, high-speed I/O channel design in three-dimensional integrated circuit (3D IC) becomes more important. Through-Silicon- Via (TSV) is regarded as a critical component in 3D integration that extends Moore's Law. In TSV based 3D-IC systems, a signiflcant design consideration is the coupling noise between TSVs. This paper focuses on the TSV crosstalk analysis under high speed operations using a 3D electromagnetic fleld solver and a SPICE simulator. Efiects of the TSV radius, insulator thickness, and TSV pitch are investigated in details. In addition, the crosstalk performance of difierent TSV bus conflgurations is also evaluated and compared, which is one important consideration in high speed interconnection systems.

[1]  K. Takahashi,et al.  Through Silicon Via and 3-D Wafer/Chip Stacking Technology , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[2]  A. Jourdain,et al.  3D stacked IC demonstration using a through Silicon Via First approach , 2008, 2008 IEEE International Electron Devices Meeting.

[3]  C. Paul Introduction to electromagnetic compatibility , 2005 .

[4]  Taigon Song,et al.  Modeling and analysis of coupling between TSVs, metal, and RDL interconnects in TSV-based 3D IC with silicon interposer , 2009, 2009 11th Electronics Packaging Technology Conference.

[5]  M. Swaminathan,et al.  Coupling analysis of through-silicon via (TSV) arrays in silicon interposers for 3D systems , 2011, 2011 IEEE International Symposium on Electromagnetic Compatibility.

[6]  Katsuyuki Sakuma,et al.  Three-dimensional silicon integration , 2008, IBM J. Res. Dev..