Design and Simulation of Asynchronous Mapping Multiplexing in SDH

This paper analyzed the asynchronous mapping and mutiplexing process of E1 signals in SDH.Simplified the design of asynchronous mapping and multiplexing circuit.The HDB3 coding circuit and clock-and-enabling signal generator are discussed in particular.Finished function and timing Analysis simulation in Quartus Ⅱ.