Construction of a multi-level Hierarchical Quasi-Cyclic matrix with layered permutation for partially-parallel LDPC decoders

Implementation of partially-parallel (Low-Density Parity-Check) LDPC decoders using unstructured random matrices is very complex and requires huge hardware resources. To alleviate the complexity and minimize resource requirements, structured LDPC matrices are used. This paper presents a novel technique for constructing a multi-level Hierarchical Quasi-Cyclic (HQC) structured matrix for LDPC decoders. A unique multi-level structure of the proposed matrix provides flexibility in generating different code lengths and code rates for various applications such as WiMAX, WLAN and DVB-S2. In addition, different combinations of permuted sub-matrices are inserted in layers, to provide virtual randomness in the LDPC matrix. Simulations results show that the HQC matrices generated using the proposed technique have a marginal loss of less than 0.1 dB at a bit error rate (BER) performance of 10−5, compared to unstructured random matrices. The proposed matrix therefore provides BER performance close to random matrices while significantly reducing hardware resource requirements.

[1]  S.G. Wilson,et al.  Efficient quantization schemes for LDPC decoders , 2008, MILCOM 2008 - 2008 IEEE Military Communications Conference.

[2]  Shu Lin,et al.  Low density parity check codes: construction based on finite geometries , 2000, Globecom '00 - IEEE. Global Telecommunications Conference. Conference Record (Cat. No.00CH37137).

[3]  Lei Yang,et al.  Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Zongwang Li,et al.  A class of good quasi-cyclic low-density parity check codes based on progressive edge growth graph , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[5]  Vikram Arkalgud Chandrasetty,et al.  A reduced complexity message passing algorithm with improved performance for LDPC decoding , 2009, 2009 12th International Conference on Computers and Information Technology.

[6]  S.G. Wilson,et al.  A solution for memory collision in semi-parallel FPGA-based LDPC decoder design , 2007, 2007 Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers.

[7]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[8]  J.E. Mazo,et al.  Digital communications , 1985, Proceedings of the IEEE.

[9]  Joseph R. Cavallaro,et al.  Semi-parallel reconfigurable architectures for real-time LDPC decoding , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..

[10]  Xiaohu You,et al.  A necessary and sufficient condition for determining the girth of quasi-cyclic LDPC codes , 2008, IEEE Transactions on Communications.

[11]  Ieee Microwave Theory,et al.  Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems — Amendment for Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands , 2003 .

[12]  Yi-Hsing Chien,et al.  A High Throughput H-QC LDPC Decoder , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[13]  Lajos Hanzo,et al.  Multilevel-Structured Low-Density Parity-Check Codes for AWGN and Rayleigh Channels , 2010, IEEE Transactions on Vehicular Technology.

[14]  Lei Yang,et al.  An FPGA implementation of low-density parity-check code decoder with multi-rate capability , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[15]  Xinmiao Zhang,et al.  Partial-parallel decoder architecture for quasi-cyclic non-binary LDPC codes , 2010, 2010 IEEE International Conference on Acoustics, Speech and Signal Processing.

[16]  Evangelos Eleftheriou,et al.  Progressive edge-growth Tanner graphs , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[17]  Moon Ho Lee,et al.  Construction of good quasi-cyclic LDPC codes , 2006 .

[18]  Alan F. Murray,et al.  Proceedings - IEEE International Symposium on Circuits and Systems , 2006 .

[19]  Borivoje Nikolic,et al.  Low-density parity-check code constructions for hardware implementation , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[20]  Vikram Arkalgud Chandrasetty,et al.  FPGA Implementation of High Performance LDPC Decoder Using Modified 2-Bit Min-Sum Algorithm , 2010, 2010 Second International Conference on Computer Research and Development.

[21]  François Charot,et al.  A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture , 2008, 2008 16th International Symposium on Field-Programmable Custom Computing Machines.

[22]  Hua Xiao,et al.  Improved progressive-edge-growth (PEG) construction of irregular LDPC codes , 2004, IEEE Communications Letters.