Efficient Dedicated Multiplication Blocks for 2's Complement Radix-2m Array Multipliers

In this paper, we introduce new dedicated blocks for radix-2 m multiplication. These blocks are basic components of the structure of the 2´s complement radix-2 m array multiplier previously proposed in the literature. In the original array multiplier, the blocks that perform the radix-2 m multiplication were automatically synthesized from a truth table. The dedicated multiplication blocks we propose are themselves composed of a structure of less complex multiplication blocks and resort to efficient Carry Save adders (CSA). This new scheme can be naturally extended for different radices multiplication. We present results of area, delay and power consumption for 16, 32 and 64 bit array multipliers using the new dedicated modules. The results show that by using the new dedicated modules, the array multipliers are more efficient in terms of delay and power consumption when compared both against the original array structure and the Modified Booth multiplier.

[1]  S. Bampi,et al.  Efficient dedicated multiplication blocks for 2’s complement radix-16 and radix-256 array multipliers , 2008, 2008 2nd International Conference on Signals, Circuits and Systems.

[2]  Eby G. Friedman,et al.  A hybrid radix-4/radix-8 low power, high speed multiplier architecture for wide bit widths , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[3]  Earl E. Swartzlander,et al.  High radix booth multipliers using reduced area adder trees , 1994, Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers.

[4]  Peter-Michael Seidel,et al.  Binary multiplication radix-32 and radix-256 , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.

[5]  Mohamed I. Elmasry,et al.  Circuit techniques for CMOS low-power high-performance multipliers , 1996 .

[6]  José C. Monteiro,et al.  A new architecture for signed radix-2/sup m/ pure array multipliers , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[7]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[8]  Kai Hwang,et al.  Computer arithmetic: Principles, architecture, and design , 1979 .

[9]  Mohamed I. Elmasry,et al.  Low-Power Digital VLSI Design: Circuits and Systems , 1995 .