Reducing state loss for effective trace sampling of superscalar processors
暂无分享,去创建一个
[1] Chester Hayden McCall,et al. Sampling and Statistics Handbook for Research , 1982 .
[2] Tse-Yu Yeh. Two-level adaptive branch prediction and instruction fetch mechanisms for high performance superscalar processors , 1993 .
[3] Trung A. Diep,et al. VMW: A Visualization-Based Microarchitecture Workbench , 1995, Computer.
[4] Ali Poursepanj,et al. The PowerPC performance modeling methodology , 1994, CACM.
[5] Janak H. Patel,et al. Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems , 1988, IEEE Trans. Computers.
[6] Trung A. Diep,et al. Performance evaluation of the PowerPC 620 microarchitecture , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[7] Thomas Martin Conte,et al. Systematic Computer Architecture Prototyping , 1992 .
[8] Janak H. Patel,et al. Trace driven simulation using sampled traces , 1994, 1994 Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences.
[9] Laxmi N. Bhuyan,et al. High-performance computer architecture , 1995, Future Gener. Comput. Syst..
[10] Gary Lauterbach. Accelerating architectural simulation by parallel execution of trace samples , 1994, 1994 Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences.