FPGA realization of multipurpose FIR filter

A multipurpose FIR filter has been designed and realized by field programmable gate arrays (FPGA) for real-time filtering applications. The design can accomplish an arbitrary filter frequency response and variable filter order up to 127. The coefficients are computed through the Hamming windowing technique. The model is capable of performing filtering operations, like lowpass, highpass, bandpass and bandstop based on selection that is embedded into the design. The filter is set to 8-bit signed data processing. Linear constant coefficient difference equation (LCCDE) has been used to filter the input data in time domain. The design is coded with VHDL to cope with the parallelism of digital hardware. Simulation, compilation and synthesis have been done to verify the validity of the design outputs. To test the correctness of the design the observed output is compared with the calculated output results from MATLAB implementation that confirms the effectiveness of the design.

[1]  Sheng Chen,et al.  A clustering technique for digital communications channel equalization using radial basis function networks , 1993, IEEE Trans. Neural Networks.

[2]  F.J. Taylor,et al.  Multiplier policies for digital signal processing , 1990, IEEE ASSP Magazine.

[3]  Bede Liu,et al.  Design of cascade form FIR filters with discrete valued coefficients , 1988, IEEE Trans. Acoust. Speech Signal Process..

[4]  Joseph B. Evans.  An efficient FIR filter architecture , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[5]  H. Samueli,et al.  A 150-mhz 43-tap Half-band Fir Digital Filter In 1.2-/spl mu/m Cmos Generated By Silicon Compiler , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[6]  J. McClellan,et al.  Chebyshev Approximation for Nonrecursive Digital Filters with Linear Phase , 1972 .