A 2.9–4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-${\rm fs}_{\rm rms}$ Integrated Jitter at 4.5-mW Power

This paper introduces a ΔΣ fractional-N digital PLL based on a single-bit TDC. A digital-to-time converter, placed in the feedback path, cancels out the quantization noise introduced by the dithering of the frequency divider modulus and permits to achieve low noise at low power. The PLL is implemented in a standard 65-nm CMOS process. It achieves - 102-dBc/Hz phase noise at 50-kHz offset and a total absolute jitter below 560 fsrms (integrated from 3 kHz to 30 MHz), even in the worst-case of a -42-dBc in-band fractional spur. The synthesizer tuning range spans from 2.92 GHz to 4.05 GHz with 70-Hz resolution. The total power consumption is 4.5 mW, which leads to the best jitter-power trade-off obtained with a fractional-N synthesizer. The synthesizer demonstrates the capability of frequency modulation up to 1.25-Mb/s data rate.

[1]  Enrico Temporiti,et al.  A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques , 2009, IEEE Journal of Solid-State Circuits.

[2]  Siamak Delshadpour,et al.  A Spur Elimination Technique for Phase Interpolation-Based Fractional-$N$ PLLs , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  R. Castello,et al.  A 700-kHz bandwidth /spl Sigma//spl Delta/ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications , 2004, IEEE Journal of Solid-State Circuits.

[4]  Salvatore Levantino,et al.  Suppression of flicker noise upconversion in a 65nm CMOS VCO in the 3.0-to-3.6GHz band , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5]  Salvatore Levantino,et al.  A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[6]  M.P. Flynn,et al.  A 14 mW Fractional-N PLL Modulator With a Digital Phase Detector and Frequency Switching Scheme , 2008, IEEE Journal of Solid-State Circuits.

[7]  Jean-Olivier Plouchart,et al.  Bang-bang digital PLLs at 11 and 20GHz with sub-200fs integrated jitter for high-speed serial communication applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Tadashi Maeda,et al.  A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.

[9]  Bang-Sup Song,et al.  A 1.8-GHz Spur-Cancelled Fractional-N Frequency Synthesizer With LMS-Based DAC Gain Calibration , 2006, IEEE Journal of Solid-State Circuits.

[10]  Enrico Temporiti,et al.  A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.

[11]  Nicola Da Dalt,et al.  Markov Chains-Based Derivation of the Phase Detector Gain in Bang-Bang PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Tobias G. Noll,et al.  Theory and implementation of digital bang-bang frequency synthesizers for high speed serial communications , 2007 .

[13]  Antonio Liscidini,et al.  Two-Dimensions Vernier Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.

[14]  Floyd M. Gardner.  Frequency granularity in digital phaselock loops , 1996, IEEE Trans. Commun..

[15]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[16]  Jonathan Borremans,et al.  A 86 MHz–12 GHz Digital-Intensive PLL for Software-Defined Radios, Using a 6 fJ/Step TDC in 40 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[17]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[18]  A.A. Abidi,et al.  A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution , 2009, IEEE Journal of Solid-State Circuits.

[19]  Giovanni Marzin,et al.  A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.

[20]  Pin-En Su,et al.  A 2-MHz bandwidth Δ-Σ fractional-N synthesizer based on a fractional frequency divider with digital spur suppression , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[21]  Jae-Yoon Sim,et al.  A 1 GHz ADPLL With a 1.25 ps Minimum-Resolution Sub-Exponent TDC in 0.18 $\mu$ m CMOS , 2010, IEEE Journal of Solid-State Circuits.

[22]  Boris Murmann,et al.  A/D converter trends: Power dissipation, scaling and digitally assisted architectures , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[23]  Salvatore Levantino,et al.  Noise Analysis and Minimization in Bang-Bang Digital PLLs , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[25]  Eric A. M. Klumperink,et al.  A 2.2GHz 7.6mW sub-sampling PLL with −126dBc/Hz in-band phase noise and 0.15psrms jitter in 0.18µm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[26]  Matthew Z. Straayer,et al.  A Low-Noise, Wide-BW 3.6GHz Digital ΔΣ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[27]  Mark D. McDonnell,et al.  Is electrical noise useful? [Point of View] , 2011, Proceedings of the IEEE.

[28]  Salvatore Levantino,et al.  Multipath adaptive cancellation of divider non-linearity in fractional-N PLLs , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[29]  O. Degani,et al.  A 9.2–12GHz, 90nm digital fractional-N synthesizer with stochastic TDC calibration and −35/−41dBc integrated phase noise in the 5/2.5GHz bands , 2010, 2010 Symposium on VLSI Circuits.

[30]  Nenad Pavlovic,et al.  A 5.3GHz digital-to-time-converter-based fractional-N all-digital PLL , 2011, 2011 IEEE International Solid-State Circuits Conference.

[31]  Nicola Da Dalt,et al.  Linearized Analysis of a Digital Bang-Bang PLL and Its Validity Limits Applied to Jitter Transfer and Jitter Generation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.