A Semantic Approach for Modular Synthesis of VLSI Systems

Abstract This paper presents a methodology for automated, modular synthesis of digital systems starting from a behavioral description of the design. A semantic analysis is performed to identify presynthesized library modules that can be used to implement segments of the intended design. The problems related to datapath synthesis and decentralized control synthesis are examined. The proposed approach is illustrated with an example.