An Introduction to DF-Threads and their Execution Model
暂无分享,去创建一个
[1] Alejandro Duran,et al. Extending the OpenMP Tasking Model to Allow Dependent Tasks , 2008, IWOMP.
[2] Benoît Meister,et al. Runnemede: An architecture for Ubiquitous High-Performance Computing , 2013, 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA).
[3] Avi Mendelson,et al. Architectural Support for Fault Tolerance in a Teradevice Dataflow System , 2014, International Journal of Parallel Programming.
[4] Basilio B. Fraguela,et al. The Hierarchically Tiled Arrays programming approach , 2004, LCR.
[5] Roberto Giorgi. TERAFLUX: exploiting dataflow parallelism in teradevices , 2012, CF '12.
[6] Roberto Giorgi,et al. DTA-C: A Decoupled multi-Threaded Architecture for CMP Systems , 2007 .
[7] Avi Mendelson,et al. The TERAFLUX Project: Exploiting the DataFlow Paradigm in Next Generation Teradevices , 2013, 2013 Euromicro Conference on Digital System Design.
[8] Yoav Etsion,et al. Hybrid Dataflow/von-Neumann Architectures , 2014, IEEE Transactions on Parallel and Distributed Systems.
[9] Maurice Herlihy,et al. Transactional Memory: Architectural Support For Lock-free Data Structures , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[10] Roberto Giorgi,et al. DTA-C: A Decoupled multi-Threaded Architecture for CMP Systems , 2007, 19th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'07).
[11] Albert Cohen,et al. OpenStream: Expressiveness and data-flow compilation of OpenMP streaming programs , 2012, TACO.
[12] Paolo Faraboschi,et al. COTSon: infrastructure for full system simulation , 2009, OPSR.
[13] Vivek Sarkar,et al. Partitioning parallel programs for macro-dataflow , 1986, LFP '86.
[14] John Sargeant,et al. Stored data structures on the Manchester dataflow machine , 1986, ISCA 1986.
[15] Avi Mendelson,et al. A Fault Detection and Recovery Architecture for a Teradevice Dataflow System , 2011, 2011 First Workshop on Data-Flow Execution Models for Extreme Scale Computing.
[16] Maurice Herlihy,et al. Transactional Memory: Architectural Support For Lock-free Data Structures , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[17] Kunle Olukotun,et al. Transactional memory coherence and consistency , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[18] Koushik Chakraborty,et al. Computation spreading: employing hardware migration to specialize CMP cores on-the-fly , 2006, ASPLOS XII.
[19] John Shalf,et al. The International Exascale Software Project roadmap , 2011, Int. J. High Perform. Comput. Appl..
[20] Onur Mutlu,et al. Accelerating critical section execution with asymmetric multi-core architectures , 2009, ASPLOS.
[21] Avi Mendelson,et al. TERAFLUX: Harnessing dataflow in next generation teradevices , 2014, Microprocess. Microsystems.
[22] Chris C. Kirkham,et al. Stored Data Structures on the Manchester Dataflow Machine , 1986, ISCA.