Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm

The current semiconductor technology allows integration of all components onto a single chip called system-on-chip (SoC), which scales down the size of product and improves the performance. When a system becomes more complicated, testing process, such as test scheduling, becomes more challenging. Recently, peak power has also been considered as constraints in the test scheduling problem. Besides these constraints, some add-on techniques including pre-emption and non-consecutive test bus assignment have been introduced. The main contribution of each technique is the reduction of idling time in the test scheduling and thus reducing the total test time. This paper proposes a power-aware test scheduling called enhanced rectangle packing (ERP). In this technique, we formulate the test scheduling problem as the rectangle packing with horizontally and vertically split-able items (rectangles) which are smaller to fill up more compactly the test scheduling floor plan. Experimental results conducted on ITC'02 SoC benchmark circuits revealed positive improvement of the power-aware ERP algorithm in reducing total SoC test time.

[1]  Erik Jan Marinissen,et al.  Testing of SoCs with Hierarchical Cores: Common Fallacies, Test Access Optimization, and Test Scheduling , 2009, IEEE Transactions on Computers.

[2]  Erik G. Larsson,et al.  An Integrated Framework for the Design and Optimization of SOC Test Solutions , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[3]  Guo Bing,et al.  A Test Scheduling Scheme for Core-Based SoCs Using Genetic Algorithm , 2008, 2008 International Conference on Embedded Software and Systems Symposia.

[4]  Krishnendu Chakrabarty,et al.  System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Hideo Fujiwara,et al.  Power-Aware Multi-Frequency Heterogeneous SoC Test Framework Design with Floor-Ceiling Packing , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[6]  Md. Rafiqul Islam,et al.  Efficient Wrapper/TAM Co-Optimization for SOC Using Rectangle Packing , 2010, ArXiv.

[7]  Qiang Xu,et al.  Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Sungho Kang,et al.  RAIN (RAndom INsertion) scheduling algorithm for SoC test , 2004, 13th Asian Test Symposium.

[9]  Xiyuan Peng,et al.  A Test Scheduling Algorithm Based on Two-Stage GA , 2006 .

[10]  Krishnendu Chakrabarty,et al.  Power-aware SoC test planning for effective utilization of port-scalable testers , 2008, TODE.

[11]  Malgorzata Chrzanowska-Jeske,et al.  Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints , 2003, ICCAD 2003.

[12]  Zebo Peng,et al.  Power-aware test planning in the early system-on-chip design exploration process , 2006, IEEE Transactions on Computers.

[13]  Irith Pomeranz,et al.  SOC test scheduling using simulated annealing , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[14]  Santanu Chattopadhyay,et al.  Genetic Algorithm Based Approach for Hierarchical SOC Test Scheduling , 2007, 2007 International Conference on Computing: Theory and Applications (ICCTA'07).

[15]  Cecilia Metra,et al.  Guest Editors' Introduction: Special Section on Design and Test of Systems-on-Chip (SoC) , 2006, IEEE Trans. Computers.

[16]  Hideo Fujiwara,et al.  Power-Constrained Test Scheduling for Multi-Clock Domain SoCs , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[17]  Yao-Wen Chang,et al.  SoC test scheduling using the B*-tree based floorplanning technique , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[18]  Sungho Kang,et al.  SoC Test Scheduling Algorithm Using ACO-Based Rectangle Packing , 2006, ICIC.

[19]  Erik Jan Marinissen,et al.  On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[20]  Md. Rafiqul Islam,et al.  Wrapper/TAM Co-Optimization and Test Scheduling for SOCs Using Rectangle Bin Packing Considering Diagonal Length of Rectangles , 2010, ArXiv.

[21]  Yervant Zorian,et al.  On IEEE P1500's Standard for Embedded Core Test , 2002, J. Electron. Test..

[22]  Nilanjan Mukherjee,et al.  Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm , 2002, Proceedings. International Test Conference.

[23]  R. Farah,et al.  Integrating wrapper design, TAM assignment, and test scheduling for SOC test optimization , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.

[24]  R. Farah,et al.  Integrated test scheduling, wrapper design, and TAM assignment for hierarchical SOC , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[25]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[26]  Krishnendu Chakrabarty,et al.  Test scheduling for core-based systems using mixed-integer linearprogramming , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..