A 530 Mpixels/s 4096x2160@60fps H.264/AVC High Profile Video Decoder Chip

The increased resolution of Quad Full High Definition (QFHD) offers significantly enhanced visual experience. However, the corresponding huge data throughput of up to 530 Mpixels/s greatly challenges the design of real-time video decoder VLSI with the extensive requirement on both DRAM bandwidth and computational power. In this work, a lossless frame recompression technique and a partial MB reordering scheme are proposed to save the DRAM access of a QFHD video decoder chip. Besides, pipelining and parallelization techniques such as NAL/slice-parallel entropy decoding are implemented to efficiently enhance its computational power. The chip supporting H.264/AVC high profile is fabricated in 90 nm CMOS and verified. It delivers a maximum throughput of 4096×2160@60fps, which is at least 4.3 times higher than the state-of-the-art. DRAM bandwidth requirement is reduced by typically 51%, which fits the design into a 64-bit LPDDR SDRAM interface and results in 58% DRAM power saving. Meanwhile, the core energy is saved by 54% by pipelining and parallelization.

[1]  Hyuk-Jae Lee,et al.  A New Frame Recompression Algorithm Integrated with H.264 Video Compression , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[2]  Liang-Gee Chen,et al.  A branch selection multi-symbol high throughput CABAC decoder architecture for H.264/AVC , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[3]  Anantha Chandrakasan,et al.  A 0.7-V 1.8-mW H.264/AVC 720p Video Decoder , 2009, IEEE Journal of Solid-State Circuits.

[4]  Liang-Gee Chen,et al.  Multimode Embedded Compression Codec Engine for Power-Aware Video Coding System , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  Y.V. Ivanov,et al.  Reference Frame Compression Using Embedded Reconstruction Patterns for H.264/AVC Decoder , 2008, 2008 The Third International Conference on Digital Telecommunications (icdt 2008).

[6]  Chun-Chia Chen,et al.  A 125Mpixels/sec full-HD MPEG-2/H.264/VC-1 video decoder for Blu-ray applications , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[7]  Chih-Chieh Yang,et al.  A multi-format Blu-ray player SoC in 90nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Satoshi Goto,et al.  Block-pipelining cache for motion compensation in high definition H.264/AVC video decoder , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[9]  Liang-Gee Chen,et al.  Level C+ data reuse scheme for motion estimation with corresponding coding orders , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[10]  Anantha Chandrakasan,et al.  A high throughput CABAC algorithm using syntax element partitioning , 2009, 2009 16th IEEE International Conference on Image Processing (ICIP).

[11]  Madhukar Budagavi,et al.  Video coding using compressed reference frames , 2008, 2008 IEEE International Conference on Acoustics, Speech and Signal Processing.

[12]  Satoshi Goto,et al.  An advanced hierarchical motion estimation scheme with lossless frame recompression for ultra high definition video coding , 2010, 2010 IEEE International Conference on Multimedia and Expo.

[13]  Tae Young Lee,et al.  A new frame-recompression algorithm and its hardware design for MPEG-2 video decoders , 2003, IEEE Trans. Circuits Syst. Video Technol..

[14]  Anantha Chandrakasan,et al.  Parallel CABAC for low power video coding , 2008, 2008 15th IEEE International Conference on Image Processing.

[15]  Chen-Yi Lee,et al.  A novel embedded bandwidth-aware frame compressor for mobile video applications , 2009, 2008 International Symposium on Intelligent Signal Processing and Communications Systems.

[16]  Itu-T and Iso Iec Jtc.  Advanced video coding for generic audiovisual services , 2010 .

[17]  Satoshi Goto,et al.  A 530Mpixels/s 4096×2160@60fps H.264/AVC high profile video decoder chip , 2010, 2010 Symposium on VLSI Circuits.

[18]  Naoto Date,et al.  A rate-controllable near-lossless data compression IP for HDTV decoder LSI in 65nm CMOS , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[19]  Jiun-In Guo,et al.  A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[20]  K.K. Parhi,et al.  Parallelization of Context-Based Adaptive Binary Arithmetic Coders , 2006, IEEE Transactions on Signal Processing.

[21]  Jiun-In Guo,et al.  A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications , 2006, IEEE Journal of Solid-State Circuits.

[22]  Liang-Gee Chen,et al.  Bandwidth-efficient cache-based motion compensation architecture with DRAM-friendly data access control , 2009, 2009 IEEE International Conference on Acoustics, Speech and Signal Processing.

[23]  Dajiang Zhou,et al.  An SDRAM controller optimized for high definition video coding application , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[24]  Satoshi Goto,et al.  A 1080p@60fps multi-standard video decoder chip designed for power and cost efficiency in a system perspective , 2009, 2009 Symposium on VLSI Circuits.

[25]  Satoshi Goto,et al.  A lossless frame recompression scheme for reducing DRAM power in video encoding , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[26]  M.C. Tsai,et al.  A 160kgate 4.5kB SKRAM H.264 video decoder for HDTV applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.