Cascaded feedforward sigma-delta modulator for wide bandwidth applications

In this paper, we propose a cascaded feedforward sigma-delta modulator for wide bandwidth applications. In our proposed approach, we use a 1.5-bit quantizer as feedback in the multi-bit sigma-delta modulator. The 1.5-bit feedback may cause coarse quantization errors, however the error can be canceled in the digital part. Here an adaptive filter with least mean square algorithm is used to reduce the nonlinear effect. The simulation results show that the SNDR of this architecture is very close to that of the ideal feedforward summation sigma-delta modulator with multi-bit DAC and can be used for the wide bandwidth application.

[1]  P. Ferguson,et al.  One bit higher order sigma-delta A/D converters , 1990, IEEE International Symposium on Circuits and Systems.

[2]  K.C.-H. Chao,et al.  A higher order topology for interpolative modulators for oversampling A/D converters , 1990 .

[3]  Gabor C. Temes,et al.  Oversampling Delta Sigma Data Converters , 1991 .

[4]  Un-Ku Moon,et al.  Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection , 2000 .

[5]  Gabor C. Temes,et al.  Oversampling delta-sigma data converters : theory, design, and simulation , 1992 .

[6]  C. Samori,et al.  Double-index averaging: a novel technique for dynamic element matching in /spl Sigma/-/spl Delta/ A/D converters , 1999 .

[7]  Richard Schreier,et al.  An empirical study of high-order single-bit delta-sigma modulators , 1993 .

[8]  Lars Risbo.  Stability predictions for high-order /spl Sigma//spl Delta/ modulators based on quasilinear modeling , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[9]  John G. Kenney,et al.  Design of multibit noise-shaping data converters , 1993 .

[10]  G. C. Temes,et al.  On-line digital compensation of analog circuit imperfections for cascaded /spl Sigma//spl Delta/ modulators , 1996, 1996 IEEE-CAS Region 8 Workshop on Analog and Mixed IC Design. Proceedings.

[11]  Robert Henderson,et al.  A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging , 1997 .

[12]  Tai-Haur Kuo,et al.  Automatic coefficients design for high-order sigma-delta modulators , 1999 .

[13]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[14]  Bruce A. Wooley,et al.  The Design of Low-Voltage, Low-Power Sigma-Delta Modulators , 1998 .