Diagnosis of small delay defects arising due to manufacturing imperfections using path delay measurements

A boolean satisfiability based approach capable of identifying the location of embedded segments with small delay defects, arising due to process variations, is proposed. Furthermore, a novel algorithmic framework is presented to derive swift solutions for the generated conjunctive normal form. To our knowledge, this is the first approach which guarantees that one of the solutions describes the actual defective configurations. Experimental analysis on ISCAS and ITC benchmark suites show that the proposed approach is highly scalable and identifies the location of multiple delay defects.

[1]  Xiaoxiao Wang,et al.  Path-RO: a novel on-chip critical path delay measurement under process variations , 2008, ICCAD 2008.

[2]  Spyros Tragoudas,et al.  Enhanced Identification of Strong Robustly Testable Paths , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[3]  Andrzej J. Strojwas,et al.  Diagnosis of parametric path delay faults , 1996, Proceedings of 9th International Conference on VLSI Design.

[4]  Andrzej J. Strojwas,et al.  A diagnosability metric for parametric path delay faults , 1996, Proceedings of 14th VLSI Test Symposium.

[5]  Spyros Tragoudas,et al.  Identification of Delay Measurable PDFs Using Linear Dependency Relationships , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Ying-Yen Chen,et al.  Diagnosis framework for locating failed segments of path delay faults , 2005, IEEE International Conference on Test, 2005..

[7]  Malgorzata Marek-Sadowska,et al.  Delay-fault diagnosis using timing information , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Rolf Drechsler.  BiTeS: a BDD based test pattern generator for strong robust path delay faults , 1994, EURO-DAC '94.

[9]  Spyros Tragoudas,et al.  An improved method for identifying linear dependencies in path delay faults , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[10]  Niklas Sörensson,et al.  An Extensible SAT-solver , 2003, SAT.

[11]  Carsten Sinz,et al.  Towards an Optimal CNF Encoding of Boolean Cardinality Constraints , 2005, CP.

[12]  Olivier Bailleux,et al.  Efficient CNF Encoding of Boolean Cardinality Constraints , 2003, CP.

[13]  Sandeep K. Gupta,et al.  A new path-oriented effect-cause methodology to diagnose delay failures , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[14]  Sachin S. Sapatnekar,et al.  Synthesizing a representative critical path for post-silicon delay prediction , 2009, ISPD '09.

[15]  Lin Xie,et al.  Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations , 2010, Design Automation Conference.

[16]  Spyros Tragoudas,et al.  Prioritization of Paths for Diagnosis , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.