A partitioning technique for identification of error-capturing scan cells in scan-BIST

The paper proposes a two-step scan cell partitioning scheme to identify the error-capturing scan cells in a scan-BIST environment. In the first step, a deterministic partitioning scheme is used, whose target is to maximize the correlations between different scan cells in fault diagnosis since different scan cells have very different probabilities of capturing fault effects. In the second step, a previously proposed random partitioning scheme is used to generate additional partitions. Experimental results are reported on the five largest ISCAS'89 benchmark circuits and compared with that for the random partitioning scheme and another earlier work using interval-based partitioning scheme

[1]  Yervant Zorian,et al.  PSBIST: A partial-scan based built-in self-test scheme , 1993, Proceedings of IEEE International Test Conference - (ITC).

[2]  Panos M. Pardalos,et al.  Randomized heuristics for the Max-Cut problem , 2002, Optim. Methods Softw..

[3]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[4]  Irith Pomeranz,et al.  On reducing test data volume and test application time for multiple scan chain designs , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  Shashi Shekhar,et al.  Partitioning Similarity Graphs: A Framework for Declustering Problems , 1996, Inf. Syst..

[6]  Alex Orailoglu,et al.  The construction of optimal deterministic partitionings in scan-based BIST fault diagnosis: mathematical foundations and cost-effective implementations , 2005, IEEE Transactions on Computers.

[7]  Nur A. Touba,et al.  A rapid and scalable diagnosis scheme for BIST environments with a large number of scan chains , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  Benoit Nadeau-Dostie,et al.  ScanBist A Multi-frequency Scan-Based BIST Method , 1992, Proceedings International Test Conference 1992.

[9]  Benoit Nadeau-Dostie,et al.  ScanBist: a multifrequency scan-based BIST method , 1994, IEEE Design & Test of Computers.

[10]  Alex Orailoglu,et al.  Improved fault diagnosis in scan-based BIST via superposition , 2000, Proceedings 37th Design Automation Conference.

[11]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[12]  Krishnendu Chakrabarty,et al.  Identification of error-capturing scan cells in scan-BIST with applications to system-on-chip , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Janusz Rajski,et al.  Diagnosis of Scan Cells in BIST Environment , 1999, IEEE Trans. Computers.

[14]  Saman Adham,et al.  Scan-based BIST fault diagnosis , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..