A 0.5-V 8-bit 10-Ms/s Pipelined ADC in 90-nm CMOS
暂无分享,去创建一个
[1] Kari Halonen,et al. 1-V 9-bit pipelined switched-opamp ADC , 2001 .
[2] M. Timko,et al. A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[3] Hiroshi Kawaguchi,et al. Low-power CMOS design through VTH control and low-swing circuits , 1997, ISLPED '97.
[4] K.S.J. Pister,et al. Low-Power 2.4-GHz Transceiver With Passive RX Front-End and 400-mV Supply , 2006, IEEE Journal of Solid-State Circuits.
[5] S. Gambini,et al. A 1.5MS/s 6-bit ADC with 0.5V supply , 2006, 2006 IEEE Asian Solid-State Circuits Conference.
[6] Kong-Pang Pun,et al. A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator With a Return-to-Open DAC , 2007, IEEE Journal of Solid-State Circuits.
[7] L. Singer,et al. A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[8] P. Kinget,et al. A 0.5V 8bit 10Msps Pipelined ADC in 90nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.
[9] Hiroshi Kawaguchi,et al. 8-3 Managing Leakage in Charge-Based Analog Circuits with Low-VTH Transistors by Analog T-Switch ( AT-Switch ) and Super Cut-off CMOS , 2005 .
[10] J. Kornblum,et al. A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.
[11] P.R. Kinget,et al. A 0.5-V 1-Msps Track-and-Hold Circuit With 60-dB SNDR , 2007, IEEE Journal of Solid-State Circuits.
[12] Kwang Young Kim,et al. A 10-b, 100-MS/s CMOS A/D converter , 1997 .
[13] P. Kinget,et al. 0.5-V analog circuit techniques and their application in OTA and filter design , 2005, IEEE Journal of Solid-State Circuits.
[14] T. Tille,et al. A 0.7-V MOSFET-only switched-opamp /spl Sigma//spl Delta/ modulator in standard digital CMOS technology , 2002 .
[15] Paul R. Gray,et al. A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.
[16] Kaushik Roy,et al. Accurate estimation of total leakage in nanometer-scale bulk CMOS circuits based on device geometry and doping profile , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] J. Tschanz,et al. Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[18] Phillip E Allen,et al. CMOS Analog Circuit Design , 1987 .
[19] T. Sakurai,et al. Managing leakage in charge-based analog circuits with low-V/sub TH/ transistors by analog T-switch (AT-Switch) and super cut-off CMOS , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..
[20] Seung-Hoon Lee,et al. A 10-b 150-MSample/s 1.8-V 123-mW CMOS A/D converter with 400-MHz input bandwidth , 2004, IEEE Journal of Solid-State Circuits.
[21] Michiel Steyaert,et al. Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.
[22] I. Mehr,et al. A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 1999, IEEE Journal of Solid-State Circuits.
[23] J. Wu. CMOS transistor design challenges for mobile and digital consumer applications , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..
[24] K. Bult,et al. Analog design in deep sub-micron CMOS , 2000, Proceedings of the 26th European Solid-State Circuits Conference.
[25] Kaushik Roy,et al. Modeling and estimation of leakage in sub-90 nm devices , 2004, 17th International Conference on VLSI Design. Proceedings..