A novel performance-driven automatic layout tool for analog circuit

The quality of analog layout is a crucial factor to the final performance of analog circuits. We present a novel performance-driven automatic layout tool for analog circuits. Considering there is always a signal flow in each analog circuit and the circuits carrying signals are the most important parts in the whole circuit, we put forward a new performance-driven automatic layout approach based on signal flow analysis. Our tool can control the performance degradation induced by layout at all the stages of layout generation from device generation to placement and routing. The methodology guarantees that the resulting layout meets all the constraints of parasitic parameters and device matches induced from performance specifications of analog circuits by sensitivity analysis. Excellent circuit performance obtained by the methodology is demonstrated by practical circuit examples.

[1]  P.R. Gray,et al.  OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Hidetoshi Onodera,et al.  Operational amplifier compilation with performance optimization , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[3]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[4]  Yici Cai,et al.  Corner block list: an effective and efficient topological representation of non-slicing floorplan , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[5]  Edoardo Charbon,et al.  A Top-down, Constraint-Driven Design Methodology for Analog Integrated Circuits , 1993 .

[6]  Rob A. Rutenbar,et al.  KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .

[7]  Sheqin Dong,et al.  Automated analog circuits symmetrical layout constraint extraction by partition , 2003, ASICON 2003.

[8]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Alberto L. Sangiovanni-Vincentelli,et al.  CADICS-cyclic analog-to-digital converter synthesis , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1989 .

[11]  Rob A. Rutenbar,et al.  An O(n) algorithm for transistor stacking with performance constraints , 1996, DAC '96.

[12]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[13]  Jun Gu,et al.  Two-dimensional common-centroid stack generation algorithms for analog VLSI , 2003, ASICON 2003.