论文信息 - Low-Power Wordline Voltage Generator for Low-Voltage Flash Memory

Low-Power Wordline Voltage Generator for Low-Voltage Flash Memory

Wordline voltage generating circuit with high speed active mode and low power standby mode is proposed. In the active mode, two different ring oscillators with high clock frequency (fCLK) 170 MHz, and low clock frequency (fCLK) 25 MHz which is also the operating frequency of the entire circuit, are employed. The proposed circuit has a short response time of 3 mus typically in active mode, and very low standby current about 3 muA in standby mode.

Ming-Dou Ker | Ya-Chun Chang | Tzu-Ming Wang | Steve Yeh

[1] Hoi-Jun Yoo,et al. A regulated charge pump with small ripple voltage and fast start-up , 2006 .

[2] Hitoshi Shiga,et al. Wordline voltage generating system for low-power low-voltage flash memories , 2001 .

[3] Ming Zhang,et al. Dynamic analysis of Dickson charge pump circuits with a resistive load , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[4] G. Palumbo,et al. Charge-pump circuits: power-consumption optimization , 2002 .

[5] Toru Tanzawa,et al. Optimization of word-line booster circuits for low-voltage flash memories , 1999 .

[6] J. F. Dickson,et al. On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[7] T. Tanzawa,et al. A dynamic analysis of the Dickson charge pump circuit , 1997, IEEE J. Solid State Circuits.