Accelerated verification of RTL assertions based on satisfiability solvers
暂无分享,去创建一个
Shahid Ikram | Gila Kamhi | Tim Leonard | Ranan Fraer | Abdelillah Mokkedem | Ranan Fraer | Abdelillah Mokkedem | Shahid Ikram | Gila Kamhi | Tim Leonard
[1] Armin Biere,et al. Symbolic Model Checking without BDDs , 1999, TACAS.
[2] Harry Foster,et al. Principles of verifiable RTL design - a functional coding style supporting verification processes in Verilog , 2000 .
[3] Sérgio Vale Aguiar Campos,et al. Symbolic Model Checking , 1993, CAV.
[4] Armando Tacchella,et al. Benefits of Bounded Model Checking at an Industrial Setting , 2001, CAV.
[5] Harry Foster,et al. Assertions Targeting A Diverse Set of Verification Tools , 2002 .
[6] Per Bjesse,et al. Finding Bugs in an Alpha Microprocessor Using Satisfiability Solvers , 2001, CAV.
[7] Harry Foster,et al. Principles of verifiable RTL design , 2000 .
[8] Mary Sheeran,et al. Checking Safety Properties Using Induction and a SAT-Solver , 2000, FMCAD.