Hardware and Software Transparency in the Protection of Programs Against SEUs and SETs
暂无分享,去创建一个
Luigi Carro | Massimo Violante | Matteo Sonza Reorda | Carlos Arthur Lang Lisbôa | Eduardo Luis Rhod
[1] Fadi H. Gebara,et al. Remora: A Dynamic Self-Tuning Processor , 2002 .
[2] Massimo Violante,et al. Exploiting circuit emulation for fast hardness evaluation , 2001 .
[3] Edward J. McCluskey,et al. Concurrent Fault Detection Using a Watchdog Processor and Assertions , 1983, ITC.
[4] Narayanan Vijaykrishnan. Soft errors: is the concern for soft-errors overblown? , 2005, IEEE International Conference on Test, 2005..
[5] Luigi Carro,et al. Online hardening of programs against SEUs and SETs , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[6] K. Kimura,et al. Impact of neutron flux on soft errors in MOS memories , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[7] John Paul Shen,et al. Continuous signature monitoring: low-cost concurrent detection of processor control errors , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Suku Nair,et al. Design and Evaluation of System-Level Checks for On-Line Control Flow Error Detection , 1999, IEEE Trans. Parallel Distributed Syst..
[9] Jacob A. Abraham,et al. Algorithm-Based Fault Tolerance for Matrix Operations , 1984, IEEE Transactions on Computers.
[10] Todd M. Austin. DIVA: A Dynamic Approach to Microprocessor Verification , 2000, J. Instr. Level Parallelism.
[11] Luigi Carro,et al. CACO-PS: a general purpose cycle-accurate configurable power simulator , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..
[12] John Paul Shen,et al. Processor Control Flow Monitoring Using Signatured Instruction Streams , 1987, IEEE Transactions on Computers.
[13] Carol Stolicny. ITC 2005 panels , 2006, IEEE Design & Test of Computers.
[14] Massimo Violante,et al. A new approach to cope with single event upsets in processor-based systems , 2006 .
[15] Fabian Vargas,et al. A new hybrid fault detection technique for systems-on-a-chip , 2006, IEEE Transactions on Computers.
[16] M. Namjoo,et al. WATCHDOG PROCESSORS AND CAPABILITY CHECKING , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..
[17] R. Velazco,et al. Experimentally evaluating an automatic approach for generating safety-critical software with respect to transient errors , 2000 .
[18] M. Rimen,et al. Implicit signature checking , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[19] Alfred V. Aho,et al. Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.
[20] Edward J. McCluskey,et al. Concurrent Error Detection Using Watchdog Processors - A Survey , 1988, IEEE Trans. Computers.
[21] Edward J. McCluskey,et al. Control-flow checking by software signatures , 2002, IEEE Trans. Reliab..
[22] Nhon Quach,et al. High Availability and Reliability in the Itanium Processor , 2000, IEEE Micro.
[23] Edward J. McCluskey,et al. ED4I: Error Detection by Diverse Data and Duplicated Instructions , 2002, IEEE Trans. Computers.
[24] Massimo Violante,et al. Soft-error detection using control flow assertions , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.