Dynamic reconfigurable computing (DRC) system is becoming increasingly attractive with its potential to combine high performance and rich functionality. But problems exist in practical application of DRC, such as that designers need to know the architectural and physical details of reconfigurable device. To address this issue, a framework with hybrid architecture and transparent programming model has been proposed in this paper, which allows designers develop applications independently of the underlying physical devices. The hybrid architecture consists of microprocessors and reconfigurable hardware accelerators with corresponding control and management units. Hardware and software functions are described with function libraries that can be called in same manner by application designers. Compilation and synthesis processes are discussed to map the system description to the hybrid architecture. It is believed that this framework will be helpful to increase the development efficiency on reconfigurable computing platform.
[1]
Wayne Luk,et al.
Reconfigurable computing: architectures and design methods
,
2005
.
[2]
Marco Platzner,et al.
Reconfigurable Hardware Operating Systems: From Design Concepts to Realizations
,
2003,
Engineering of Reconfigurable Systems and Algorithms.
[3]
Paolo Ienne,et al.
Seamless hardware-software integration in reconfigurable computing systems
,
2005,
IEEE Design & Test of Computers.
[4]
Paolo Ienne,et al.
Virtual memory window for application-specific reconfigurable coprocessors
,
2004,
Proceedings. 41st Design Automation Conference, 2004..
[5]
Peter J. Ashenden,et al.
Programming models for hybrid FPGA-cpu computational components: a missing link
,
2004,
IEEE Micro.